





























# **TECHNICAL ASPECTS: MAPPING FROM** PHYSIACL WORLD TO BINARY WORLD

#### Technology

State 0

Relay logic CMOS logic Transistor transistor logic (TTL) 0.0-0.8 volts Fiber Optics Dynamic RAM Nonvolatile memory (erasable) Programmable ROM Bubble memory Magnetic disk Compact disc

Circuit Open 0.0-1.0 volts Light off Discharged capacitor Charged capacitor Trapped electrons Fuse blown No magnetic bubble Bubble present No flux reversal No pit

State 1

Circuit Closed 2.0-3.0 volts 2.0-5.0 volts Light on No trapped electrons Fuse intact Flux reversal Pit







# **BOOLEAN FUNCTIONS**

The one- and two-variable operations of Boolean algebra can be considered as functions of one and two variables, respectively.

In the case of generalized functions the number of variables is extended only.

n-variable Boolean or logic function

 $Z = f(X_1, X_2, \dots, X_n)$ 

The particular truth value of Z is defined by the f function.



In the case of one variable four Boolean functions are possi						
A	f <sub>o</sub> '(A)	f <sub>1</sub> '(A)	t <sub>2</sub> '(A)	f <sub>3</sub> '(A)		
0	0	0	1	1		
1	0	1	0	1		
the i	index i deno resented in tl	n the index n tes the decima ne correspond	denotes the h al value of the ling column.	binary number		





# CLASSIFICATION OF BOOLEAN FUNCTIONS OF TWO VARIABLES

Function name	f(A,B)
Logical constants	0, 1
Functions of one variable	A, Ā, B, B
AND, OR, NAND, NOR	A•B, A+B, A•B, A+B
XOR (A⊕B ), XNOR (A⊙B)	A B+A B, A B+A B
INHIBITION	$A \supset B, B \supset A$
IMPLICATION	$A \rightarrow B, B \rightarrow A$ 25

### **ONE-VARIABLE FUNCTIONS**

 $f_{12}^{2}(A,B) = A$  $f_{3}^{2}(A,B) = \overline{A}$  $f_{10}^{2}(A,B) = B$  $f_{5}^{2}(A,B) = \overline{B}$ 

These are not true two-variable functions but one-variable functions. They represent the true and negated values of the variables.





### TWO-VARAIBLE FUNCTIONS: ANTIVALENCY AND EQUVALENCY

Function name	f(A,B)
Logical constants	0, 1
Functions of one variable	A, Ā, B, B
AND, OR, NAND, NOR	A•B, A+B, A•B, A+B
XOR (A⊕B ), XNOR (A⊙B)	AB+AB, AB+AB
INHIBITION	$A \supset B, B \supset A$
IMPLICATION	$A \rightarrow B, B \rightarrow A$



















<b>TWO-VARAIBLE FUNCTIONS:</b>
INHIBITION AND IMPLICATION

Function name	f(A,B)
Logical constants	0, 1
One-variable functions	A, Ā, B, B
AND, OR, NAND, NOR	A•B, A+B, A•B, A+B
XOR (A⊕B ), XNOR (A⊙B)	AB+AB, AB+AB
INHIBITION IMPLICATIION	$A \supset B, B \supset A$ $A \rightarrow B, B \rightarrow B$
	40

# **TWO-VARAIBLE FUNCTIONS:** INHIBITION AND IMPLICATION

Function name	f(A,B)
Logical constants	0, 1
Functions of one variable	A, Ā, B, B
AND, OR, NAND, NOR	A•B, A+B, A•B, A+B
XOR (A⊕B ), XNOR (A⊙B)	A B+A B, A B+A B
INHIBITION	$A \supset B, B \supset A$
IMPLICATION	$A \rightarrow B, B \rightarrow A$



# TWO-VARIABLE FUNCTIONS: RECAPITULATION AND SUMMARY

Function name	f(A,B)
Logical constants	0, 1
Functions of one variable	A, Ā, B, B
AND, OR, NAND, NOR	A•B, A+B, A•B, A+B
XOR (A⊕B ), XNOR (A⊙B)	A B+A B, A B+A B
INHIBITION	$A \supset B, B \supset A$
IMPLICATION	$A \rightarrow B, B \rightarrow A$



### **OUTLOOK: IMPLEMENTATION 74HC/HCT181**

Total 16 arithmetic operations (add, subtract, plus, shift, plus 12 others) • Total 16 logic operations (XOR, AND, NAND, NOR, OR, plus 11 others)

· Capable of active-high and active-low operation



# 74HC/HCT181 ARITHMETIC LOGIC UNIT

MODE SELECT INPUTS			ст	ACTIVE HIGH INPUTS AND OUTPUTS	
S3	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	LOGIC (M=H)	ARITHMETIC <sup>(2)</sup> (M=L; C <sub>n</sub> =H)
L	L	L	L	Ā	A
L	L	L	н	A + B	A + B
L	L	н	L	AB	A + B
L	L	н	н	logical 0	minus 1
L	н	L	L	AB	A plus AB
L	н	L	н	B	(A + B) plus AB
L	н	н	L	A ⊕ B	A minus B minus 1
L	н	н	н	AB	AB minus 1
Н	L	L	L	Ā + B	A plus AB
н	L	L	н	A⊕B	A plus B
н	L	н	L	В	(A + B) plus AB
н	L	н	н	AB	AB minus 1
н	н	L	L	logical 1	A plus A <sup>(1)</sup>
н	н	L	н	A + B	(A + B) plus A
н	н	н	L	A + B	(A + B) plus A
н	н	н	н	A	A minus 1

MODE SELECT INPUTS			ст	ACTIVE LOW INPUTS AND OUTPUTS		
S3	S2	S <sub>1</sub>	S <sub>0</sub>	LOGIC (M=H)	ARITHMETIC <sup>(2)</sup> (M=L; C <sub>n</sub> =L)	
L	L	L	L	Ā	A minus 1	
L	L	L	н	AB	AB minus 1	
L	L	H	L	A + B	AB minus 1	
L	L	н	H	logical 1	minus 1	
Ĺ.	н	L	L.	A + B	A plus (A + B)	
L	н	L	н	B	AB plus $(A + \overline{B})$	
L	н	н	L	A ⊕ B	A minus B minus 1	
L	н	н	н	A + B	A + B	
Н	L	L	L	ĀB	A plus (A + B)	
н	L	L	н	A ⊕ B	A plus B	
н	L	н	L	В	AB plus (A + B)	
н	L	н	н	A + B	A + B	
н	н	L	L	logical 0	A plus A <sup>(1)</sup>	
Н	н	L	н	AB	AB plus A	
н	н	н	L	AB	AB plus A	
н	н	н	н	A	A	

#### Notes to the function tables

- 1. Each bit is shifted to the next more significant position.
- Arithmetic operations expressed in 2s complement notation.

#### Notes to the function tables

1. Each bit is shifted to the next more significant position.

 Arithmetic operations expressed in 2s complement notation.









# SPECIFICATION OF FUNCTION IN ALGEBRAIC FORM: THE CANONIC FORM

A logic function can specified using algebra in such a way that it is described by the symbols of logic operations (AND, OR and NOT).

The fist step of synthesis of combinational networks is the formulation of the relevant logic function on the basis of the problem/task to be solved. Usually the algebraic form is used.

A logic function can be specified in several algebraic forms. Among the algebraic forms the normalized or canonic forms have specific relevance.

51

# **GRAPHIC REPRESENTATION**

Based on the truth table the values of logic functions can be graphically represented (mapped) in various forms of tables or maps (Karnaugh maps or Veitch diagrams).

This kind of representation is very useful for the cases when the number of variables is limited (say less than five or six).

















# **CANONIC FORMS OF LOGIC FUNCTIONS**

In the synthesis of combinational networks it is expedient to start from the algebraic form. Because a logic function can have various different but equivalent algebraic form, it is necessary to use a special algebraic form which has the property which cannot be attributed to any other equivalent form. Such algebraic form is called normal or canonic form of the logic function.

There exist two such forms:

the disjunctive canonic form or minterm form

and

the conjuctive canonic form or maxterm form.

61

### DISJUNCTIVE CANONIC FORM (EXTENDED SUM-OF-PRODUCTS)

The algebraic form constructed from the truth table as logic sum of logic products (AND-OR) is (disjunctive) canonic form.

Previous example, properties of the function:

 $F(ABC) = \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$ 

- Each product term represents an input variable combination for which the function is F = 1;

- Each product term contains each and all variables either in asserted or in negated form.

A completely specified logic function has only one (unique) such algebraic form, the disjunctive canonic form.







### CONNECTION BETWEEN MINTERMS AND MAXTERMS

Original function, disjunctive canonic form (SOP)

 $F(ABC) = m_2^3 + m_3^3 + m_4^3 + m_6^3$ 

Negated function, disjunctive form (index i)

 $F(ABC) = m_0^3 + m_1^3 + m_5^3 + m_7^3$ 

Original function, conjunctive canonic form (POS), (index  $I = 2^3 - i$ )

 $F(ABC) = M_7^3 M_6^3 M_2^3 M_0^3$ 



### CONCEPTUAL LOGIC DIAGRAM AND TWO-LEVEL REALIZATION

All logic functions can be specified using AND, OR and NOT (inverter) operations. Not including the inverters (NOT) to obtain the negated values of the input variables, both canonic forms (extended SOP and POS) can specified and implemented by two-level AND-OR or OR-AND gate networks respectively (conceptual logic diagram).

Because the AND and OR (and the NOT too) can be implemented using either only NAND or only NOR gates, then based on the respective canonic forms all logic functions can be implemented with homogeneous two-level NAND gate or NOR gate networks.









### CONCEPTUAL LOGIC DIAGRAM AND TWO-LEVEL REALIZATION: EMPHASIS

All logic functions can be specified using AND, OR and NOT (inverter) operations. Not including the inverters (NOT) to obtain the negated values of the input variables, both canonic forms (extended SOP and POS) can specified and implemented by two-level AND-OR or OR-AND gate networks respectively (conceptual logic diagram).

Because the AND and OR (and the NOT too) can be implemented using either only NAND or only NOR gates, then based on the respective canonic forms all logic functions can be implemented with homogeneous two-level NAND gate or NOR gate networks.

73

# **REVIEW QUESTIONS**

1. Consider each of the following statements and for each indicate for which logic gate or gates (AND, OR, NAND, NOR) the statement is true:

(a) Output is high only if all inputs are low.

(b) Output will be low if the inputs are at different levels.

(c) Output is high when both inputs are high.

(d) Output is low only if all inputs are high.

(e) All low inputs produce a high output.

(Adapted from: Ronald J. Tocci, Digital Systems, Prentice Hall, London, 1980.)









# **PROBLEMS AND EXERCISES**

5. Four large tanks at a chemical plant contain different liquids being heated. Liquid-level sensors are being used to detect whenever the level in tank A and B rise above a predetermined level. Temperature sensors in tanks C and D detect when the temperature in these tanks drop below a prescribed temperature limit. Assume that the liquid-level sensor outputs A and B are *low* when the level is satisfactory and *high* when the level is to high. Also, the temperature-sensor outputs C and D are low when the temperature is satisfactory and high when the temperature is too low.

Design a logic circuit that will detect whenever the level in tank A or tank B is too high at the same time that the temperature in either tank C or tank is too low.

(Adapted from R. J. Tocci: Digital Systems, Principles and Applications)

