



3

SYMMETRIC BOOLEAN FUNCTIONS

If the variables of a function can be interchanged with each other (permuted) without changing the value of the function, the its called symmetric function.

Examples of symmetric function: XOR, XNOR, sum function of the full adder, $S_i = A_i \oplus B_i \oplus C_{i-1}$, etc.

E.g. for n=3 (A,B,C) if A and B can be interchanged with each other, but neither of them with C, the function is partially symmetric with respect of the pair of variables, A and B.

The symmetry therefore can be full or partial.

EXCLUSIVE OR LOGIC

The symmetric functions have special characteristics, like they form a "chessboard" pattern on the Karnaugh map (at least partially), and they can be simplified by using XOR functions as functional elements.

Reduction of a function to XOR form is characterized by a Karnaugh map where the 1s are diagonally opposite to each other.

In the general context of minimization of Boolean functions XOR gates can, for certain problems, provide a more economic implementation than by using other logic gate s.

Two examples are the 1-bit full adder, and the binary-to-Gray₄ code conversion.



EXAMPLE: MINIMIZATION OF THREE OUTPUT FUNCTION

Determine the simplest conceptual two-level AND-OR logic diagram of the three output logic network:

 $Fa = \Sigma^4(0,1,5,6,7,13)$

 $Fb = \Sigma^4(0,1,5,10-15)$

 $Fc = \Sigma^4(0,1,8-11,14,15)$

The common prime implicants of Fa and Fb are the prime implicants of the product function Fab = FaFb, etc.

CAUSES OF SIGNAL PROPAGATION DELAYS

1. Real gate: in response to a change at the input the output changes in a short but finite (nonzero) time. The time necessary to reach the new value of the output: propagation delay.

2. Interconnections: Finite velocity of propagation of electromagnetic waves, delays caused by stray capacitances and inductances.

25

<section-header><text><text><text><page-footer>

29

HAZARDS

A hazard or glitch in digital logic is a fault in the logic system due to a change at the input. A static hazard is when the output of a logic circuit momentarily changes when its final value is the same as its value before the hazard (when the output is "trying" to remain the same, it jumps once, then settles down). A dynamic hazard (or oscillation hazard) is where a logic circuit will momentarily change back to its original value while changing to a new value.

The cause of hazards is the timing delay of different components in the circuit. The resulting glitches in the circuit may or may not induce additional problems - other than increased issues due to switching noise. It is good design practice to design circuits to minimize these hazards.

ANALYSIS OF STATIC HAZARDS The change sequence of the input states and variables can be followed using the K map. Loops in the K map B A corresponding to the BC B AND gates. AB+BC+BD 0 С 1 1 C 0 1 1 0 D B D BD 00 В С D А 01 0 1 1 0 Control handover between AND gates: 0 1 1 1 11 static hazards 1 1 1 1 10 1 0 1 1 1 0 1 0 AΒ

SYNTHESIS OF NETWORKS FREE OF STATIC HAZARDS

The two-level AND-OR network is free of static hazard only if for any/all pairs of adjacent input combinations generating a value of 1 on the output the is an AND gate the output of which is 1 for both adjacent input combination.

In other words: for any two adjacent minterms there is at least one prime implicant in the circuit covering both minterms.

SYNTHESIS OF NETWORKS FREE OF STATIC HAZARDS GUIDELINES

Guidelines for synthesis:

The simplest static hazard free disjunctive form (SOP) can be obtained by adding the possible minimum number and simplest prime implicants to the simplest disjunctive form (SOP) to fulfill the necessary covering conditions.

STATIC HAZARD IN PRODUCT-OF-SUM NETWORKS

The above analysis can also be applied to the two-level OR-AND networks..

The only modification is that the maxterms should be considered, an in case of necessity the redundant OR gates ensuring the covering of adjacent loops should be included into the network.

43

EXAMPLE: HAZARD ELIMINATION IN TWO-LEVEL NETWORKS

Construct the static hazard free conceptual AND-OR logic diagram of the function given in its simplest SOP form

$F(A,B,C,D) = B D + \overline{A} \overline{B} \overline{C} + A C D + \overline{B} \overline{C} \overline{D}$

Discuss the NAND gate based implementation, and as an alternative the PLA based implementation too. (74LS00 4x2 input, 74LS20 2x4 input, 74LS30 1x8 input NAND gates).

Comr	olete form: f(d.c.h	(a) =	sum	n(0.1	1.2.5	5.7.10	.11.13	.15)		
Minim	al form: f(d,c,b	,a) =	ac +	b'c'd'	'+a'	'bc' +	bc'd	,		
Perre	ecentation of logic	funct	ion	Sumo	of Pro	oduct	••	Alao	rithm: Ouine-Mc	Cluskey -
Repit	esentation of logic	Turret		Juint		ouucu		Aigu	Indian. (Quarte rite	clusice y
	Size 1 primes	;				Size	e 2 pri	mes	Size 4 primes	5
2	Number of 1s	Min	term	0-c	ube	Min	term	1-cube	Minterm	2-cube
Velcorr	0	m0		000	00	m(0 m(0),1)),2)	000-* 00-0*		
	1	m1 m2		000	D1 10	m(1 m(2	1,5) 2,10)	0-01* -010*		
٩	2	m5 m1	0	010 10:	01 10	m(5 m(5 m(1	5,7) 5,13) 10,11)	01-1 -101 101-*	m(5,7,13,15)	-1-1*
K-Ma	3	m7 m1 m1	1 3	011 101 110	11 11 D1	m(7 m(1 m(1	7,15) 1,15) 13,15)	-111 1-11* 11-1		
	4	m1	5	111	11	<u> </u>	-			
Boolean n-Cube	Prime Im 	plic 0 1 X X X	2 5 X	ts '	Tal	ble	3 15			
	m(1,5)	X								
~			X		x					
skey	m(2,10)		<u> </u>							
cCluskey	m(2,10) m(5,7,13,15)		×	x		X	x			
e-McCluskey	m(2,10) m(5,7,13,15) m(10,11)		×	× ;	× >	×	×			

	WITH NAND GATES
Implementation with NAND ga	ates: (AND-OR \Rightarrow NAND-
Minimal cover:	
74LS00 (4x2 input)	1/4
74LS20 (2x4 input)	1 1/2
74LS30 (1x8 input)	1
Hazard free network:	
74LS00 (4x2 input)	1/4
74LS20 (2x4 input)	3
	4

Г

STATIC HAZARDS IN INCOMPLETELY SPECIFIED NETWORKS

If the logic function to be realized is incompletely specified, i.e. it contains don't care terms, then the method and approach of obtaining the simplest static hazard free twolevel logic network is less systematic.

STATIC HAZARDS IN INCOMPETELY SPECIFIED NETWORKS

The construction of minimal hazard free two-level network for the incompletely specified logic functions might depend on the interpretation of don't care terms.

If the hazard elimination should be performed for the don't care terms too, then in the assignment of value for the don't care terms is not always and necessarily based on the consideration of obtaining the simplest prime implicants.

In such cases the simplification process might include heuristic (trial-and-error) steps too.

ELIMINATION OF FUNCTIONAL HAZARDS

The best method to eliminate the functional hazards to disallow the non adjacent input changes. This should be made in the unit generating the input combinations.

The other possibility is to use synchronizing and clock signal.

59

REVIEW QUESTIONS

1. Define the concept of symmetric and partially symmetric Boolean functions and give appropriate illustrative examples.

2. Describe the structure and properties of symmetric and partially symmetric functions on the Karnaugh map. Discuss their implementation using AND-OR-XOR logic.

3. Define and describe the concept, cause, and effects of hazards in a combinational circuit.

4. Define and explain the following concepts: *static hazard, dynamic hazard* and *functional hazard*.

4. Describe and discuss the method of elimination of static hazards in a combinational circuit.

5. Describe the main steps of the Quine-McCluskey algorithm for finding the prime implicants and to establish the minimal cover. 60

