







DIGITAL SYNTHESIS: BUILDING BLOCKS

Lower level of abstraction: gates

Higher hierarchy: functional building blocks

Encoders, decoders Multiplexers, demultiplexers Shifters Registers, memories Comparators Adders, etc. (binary arithmetic blocks)

Technological realization: SSI/MSI circuits



DIGITAL COMPONENTS High level digital circuit designs are normally made using collections of logic gates referred to as components, rather than using individual logic gates. Levels of integration (numbers of gates) in an integrated circuit (IC): Small scale integration (SSI): about 10 gates. Medium scale integration (MSI): 10 to 100 gates. Large scale integration (LSI): 100-1,000 logic gates. Very large scale integration (VLSI): 1,000-upward. Ultra large scale integration (ULSI): 10,000 upward. Giga large scale Integration (GLSI): 100,000 upward. Ridiculously (?) large scale integration (RLSI): 1,000,000 upward.

These levels are approximate, but the distinctions are useful in comparing the relative complexity of circuits.

CODE CONVERSION NETWORKS, ENCODERS, DECODERS,

An important application of combinational networks in digital systems is as *code converters*. Much of the "mystery" surrounding computers and other digital systems or gadgets stems from the unfamiliar language of digital circuits. Digital devices can process only 1s and 0s. For that reason, code converters are necessary to convert from the language of people to the language of the machine.

Code converters ary typically multiple input multiple output combinational circuits. They can be realized by appropropriate gate networks or using ROMs.





| TYP TYPIC | PICAL TASKS, AL NETWORKS | |
|---|---|----|
| Input code | Output code | |
| n-bit binary code word BCD digit Excess-3 coded digit BCD digit Binary number BCD coded number | one-out of-2 ⁿ decimal digit (1-out of-10) decimal digit (1-out of-10) seven-segment display BCD coded dumber binary number | |
| | | 11 |



DECODER

A decoder asserts one out of n output lines, depending on the value of an m-bit binary input data. In general, an m-to-n decoder has m input lines, $A_{m-1}, ..., A_0$, and n output lines, $Y_{n-1}, ..., Y_0$, where $n = 2^m$. In addition, it has an enable line, E, for enabling the decoder. When the decoder is disabled with E set to 0, all the output lines are de-asserted. When the decoder is enabled, then the output line whose index is equal to the value of the input binary data is asserted.

For example, for a 3-to-8 decoder, if the input address is 101, then the output line Y_5 is asserted (set to 1 for active-high) while the rest of the output lines are de-asserted (set to 0 for active-high).



DECODER

A decoder is used in a system having multiple components, and we want only one component to be selected or enabled at any one time. For example, in a large memory system with multiple memory chips, only one memory chip is enabled at a time. One output line from the decoder is connected to the enable input on each memory chip. Thus, an address presented to the decoder will enable that corresponding memory chip.











































ENCODERS

Encoders are used to reduce the number of bits needed to represent some given data either in data storage or in data transmission. Encoders are also used in a system with 2^n input devices, each of which may need to request for service. One input line is connected to one input device. The input device requesting for service will assert the input line that is connected to it. The corresponding n-bit output value will indicate to the system which of the 2^n devices is requesting for service. For example, if device 5 requests for service, it will assert the I₅ input line. The system will know that device 5 is requesting for service, since the output will be 101 = 5. However, this only works correctly if it is guaranteed that only one of the 2^n devices will request for service at any one time.

| | | | Outputs | | | | | | | |
|------------|-------|-----------------------|--|-------------------------|--|--|--|----------------|-----------------------|----------------|
| D 7 | D_6 | D ₅ | D_4 | D_3 | D ₂ | D ₁ | Do | A ₂ | A ₁ | A ₀ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| | | A A A | n ₀ = [n ₁ = [n ₂ = [| $D_1 + D_2 + D_4 + D_4$ | D ₃ + D ₃ + D ₅ + | D ₅ + D ₆ + D ₆ + | + D ₇ + D ₇ + D ₇ | | | |









| | | | Outputs | | | | |
|-----------------------|-----------------------|----------------|--|---|---|--|--|
| D ₂ | D ₁ | \mathbf{D}_0 | Α ₁ | A | v | | |
| 0 | 0 | 0 | Х | х | 0 | | |
| 0 | 0 | 1 | 0 | 0 | 1 | | |
| 0 | 1 | Х | 0 | 1 | 1 | | |
| 1 | Х | Х | 1 | 0 | 1 | | |
| Х | Х | Х | 1 | 1 | 1 | | |
| |))) | | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | |



| A | A, | A ₂ | A ₃ | A4 | A5 | A ₆ | A7 | Zo | Z , | Z ₂ | NR |
|---|----|-----------------------|-----------------------|----|----|-----------------------|----|----|------------|-----------------------|----|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Х | Х | Х | 1 |
| X | X | Х | Х | Х | Х | X | 1 | 1 | 1 | 1 | 0 |
| X | Х | Х | Х | X | Х | 1 | 0 | 1 | 1 | 0 | 0 |
| X | X | X | X | Х | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| Х | X | X | Х | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| X | X | X | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| Х | Х | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| Х | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |







| CODE CONVERSION | |
|---|----|
| Common examples | |
| Binary-to-BCD BCD-to-binary Binary-to-Gray Gray-to-binary BCD-Excess3 Excess3-to-BCD BCD-to-Aiken(4221) Aiken-to-BCD BCD(5421)-to-BCD BCD-to-BCD(5421) | |
| | 49 |

| | | | EXA | MPLE | | | | | |
|------|---------|------------|-------------|----------|----------------------|------------|-----|--|--|
| BC | CD-T | O-E | (CES | S-3 C | ONV | ERS | 101 | | |
| | | | | | cross 1/2 | | | | |
| ruth | Table 1 | or Code | 2-Convers | ion Exam | ple | | | | |
| | Inpu | t BCD | | Outp | Output Excess-3 Code | | | | |
| A | В | с | D | w | x | y | z | | |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | | |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | | |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | | |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | | |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | | |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | | |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | | |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | | |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | | |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | | |







DECODERS AND ENCODERS IN PRACTICE

Dual 2-to-4 line decoder/demultiplexer

74HC/HCT139

FEATURES

- Demultiplexing capability
- Two independent 2-to-4 decoders
- Multifunction capability
- · Active LOW mutually exclusive outputs
- · Output capability: standard
- · I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT139 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT139 are high-speed, dual 2-to-4 line decoder/multiplexers. This device has two independent decoders, each accepting two binary weighted inputs (nA₀ and nA₁) and providing four mutually exclusive active LOW outputs (n \overline{N}_0 to n \overline{N}_3). Each decoder has an active LOW enable input (nE).

When nĒ is HIGH, every output is forced HIGH. The enable can be used as the data input for a 1-to-4 demultiplexer application.

The "139" is identical to the HEF4556 of the HE4000B family.





DECODERS AND ENCODERS IN PRACTICE

| INPUIS | | | | | | | | | | OUTI | PUTS | |
|--------|---|---|---|---|---|---|---|---|---|------|------|---|
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | D | С | в | A |
| Н | Н | Н | Н | Н | Н | Н | Н | Н | Н | Н | Н | ŀ |
| Х | Х | Х | Х | Х | Х | Х | Х | L | L | Н | Н | l |
| Х | Х | Х | Х | Х | Х | Х | L | Н | L | Н | Н | ŀ |
| Х | Х | Х | Х | Х | Х | L | Н | Н | Н | L | L | l |
| Х | Х | Х | Х | Х | L | Н | Н | Н | н | L | L | H |
| Х | Х | Х | Х | L | Н | Н | Н | Н | н | L | Н | l |
| Х | Х | Х | L | Н | Н | Н | Н | Н | Н | L | Н | F |
| Х | Х | L | Н | Н | Н | Н | Н | Н | н | Н | L | l |
| Х | L | Н | Н | Н | Н | Н | Н | Н | н | Н | L | F |
| 1 | Н | Н | Н | Н | Н | Н | Н | Н | н | Н | Н | l |



DECODERS AND ENCODERS IN PRACTICE

BCD to decimal decoder (1-of-10)

74HC/HCT42

FEATURES

- Mutually exclusive outputs
- · 1-of-8 demultiplexing capability
- · Outputs disabled for input codes above nine
- · Output capability: standard
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT42 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT42 decoders accept four active HIGH BCD inputs and provide 10 mutually exclusive active LOW outputs. The active LOW outputs facilitate addressing other MSI circuits with active LOW input enables.

The logic design of the "42" ensures that all outputs are HIGH when binary codes greater than nine are applied to the inputs.

The most significant input (A₃) produces an useful inhibit function when the "42" is used as a 1-of-8 decoder. The A₃ input can also be used as the data input in an 8-output demultiplexer application.

59

DECODERS AND ENCODERS IN PRACTICE

The 74HC/HCT139 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT139 are high-speed, dual 2-to-4 line decoder/multiplexers. This device has two independent decoders, each accepting two binary weighted inputs (nA0 and nA1) and providing four mutually exclusive active LOW outputs (nY0 to nY3). Each unit has an active LOW enable input (nE). When nE is HIGH, every output is forced HIGH. The enable can be used as the data input for a 1-to-4 demultiplexer application.

The "139" is identical to the HEF4556 of the HE4000B family.



