



3

4

## CANONICAL FORMS OF LOGIC FUNCTIONS

It is expedient to base the synthesis of combinational circuit on the algebraic form of the logic function to be realized. Because a logic function can have several equivalent algebraic forms, the basis of the synthesis is one of the canonical forms (extended SOP or extended POS forms).

The disjunctive canonical form (extended sum-of-product, SOP) is given as a sum of conjunctive terms, i.e. minterms.

The conjunctive canonical form (extended product-of-sum, POS) is given as a product of disjunctive terms, i.e. maxterms.

EMPHASIS: DISJUNCTIVE CANONICAL FORM EXTENDED SOP

Disjunctive canonic form (or extended sum-of-product form): Algebraic form consisting of sum of logic product terms (AND-OR) having the distinctive property that in each product term all variables are contained either in asserted or in negated form.

E. g.

 $F(ABC) = \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$ 

 $F(ABC) = m_2{}^3 + m_3{}^3 + m_4{}^3 + m_6{}^3$ 

 $F = \Sigma^{3}(2,3,4,6)$ 



### CONVERSION BETWEEN CANONICAL FORMS: "GOLDEN RULE"

Function (extended SOP): list minterms of value 1

 $F(ABC) = \Sigma^{3}(2,3,4,6)$ 

Negated function: list minterms of value 0

 $\overline{F}(ABC) = \Sigma^{3}(0,1,5,7)$ 

To obtain maxterms and extended POS form complement minterm indices

 $F(ABC) = \Pi^{3}(0,2,6,7)$ 





## SIMPLIFICATION/MINIMIZATION

In the past the main aim was to minimize the number of gate circuits implementing a given combinational circuit in order to decrease the number of electronic components.

Nowadays the main motivation for the minimization of logic network is to decrease the logic resources in a PLD of FPGA, to decrease the area in VLSIs, and to increase the operational speed and reliability of the circuits.

"The smallest number of failures are caused by those components which are NOT included in the network." (Dr. Tóth Mihály, professor emeritus, Székesfehérvár.)

> LOGIC DESIGN: MINIMIZATION METHODS

Intuition Quickly run out of steam

Truth tables Algebra, Quine's method

Minterm or maxterm De Morgan

Graphical Boolean cubes Karnaugh maps

Computer algorithms Quine-McClusky (tabular) method

10



QUINE'S METHOD: DEMO						
	F(A,B,C) (mintermatic	= ABC + A s: 2	BC + ABC + 3 4	- ABC 6)		
	Minterms	Ι.	II.	III.		
	2	ĀBC √	(2,3) ĀB	No entries		
	3	$\bar{A}BC$ $\checkmark$	(2,6) BC			
	4	ABC √	(4,6) AC			
	6	ABC √				
All p	rime implica	ints are cor	ntained in co	olumn II.	12	





## COMPLEXITY

The tabular method is more practical than Karnaugh mapping when dealing with more than four variables, it has also a limited range of use since the runtime of the algorithm grows exponentially with the input size.

For a function of n variables the upper bound on the number of prime implicants is  $3^n/n$  (i.e. 20 for n = 4, 48 for n =5, 121 for n = 6, 312 for n = 7, etc.). If n = 32 there may be over  $6.5x10^{15}$  prime implicants.

Functions with a large number of variables have to be optimized with potentially non-optimal heuristic methods.







Two minterms are adjacent, if their binary weights (number of 1s) differ by 1.

6	0110 (2)	$\overline{A} \xrightarrow{B} C \xrightarrow{D} + \overrightarrow{A} \xrightarrow{B} C \xrightarrow{D} \rightarrow \overrightarrow{A} \xrightarrow{C} \overrightarrow{D}$
2	0010 (1)	
4	(1)	

This is also necessary but not sufficient condition, because just this is the condition which is not fulfilled for minterms m2 and m4 figuring in the previous counterexample.





## USING Q-M PROCEDURE WITH INCOMPLETELY SPECIFIED FUNCTIONS

1. Use minterms and don't cares when generating prime implicants

2. Use only minterms when finding a minimal cover

## THE PEOPLE

Willard Van Orman Quine (1908-2000) Spent his entire career teaching philosophy and mathematics at Harvard University, his alma mater, where he held the Edgar Pierce Chair of Philosophy from 1956 to 1978.

A computer program whose output is its source code is called a "quine" named after him.

Edward McCluskey

McCluskey worked on electronic switching systems at the Bell Telephone Laboratories from 1955 to 1959 1959: Princeton. Professor of Electrical Engineering and Director of the University Computer Center. 1966: joined Stanford University.

Currently Emeritus Professor of Electrical Engineering and Computer Science.













## 

## THE PEOPLE

Maurice Karnaugh (1924-), American physicist.

Yale University, BSc. in maths and physics (1949), MSc. (1950), PhD in physics (1952) (*The Theory of Magnetic resonance and Lambda-Type Doubling in Nitric-Oxide*).

Bell Labs (1952-1966), IBM (1966-1989).





































# **EXCLUSIVE OR LOGIC**

The symmetric functions have special characteristics, like they form a "chessboard" pattern on the Karnaugh map (at least partially), and they can be simplified by using XOR functions as functional elements.

Reduction of a function to XOR form is characterized by a Karnaugh map where the 1s are diagonally opposite to each other.

In the general context of minimization of Boolean functions XOR gates can, for certain problems, provide a more economic implementation than by using other logic gates.

Two examples are the 1-bit full adder, and the binary-to-Gray code conversion.















## **HAZARDS**

A hazard or glitch is a fault in the logic system due to a change at the input. A static hazard is when the output of a logic circuit momentarily changes when its final value is the same as its value before the hazard (when the output is "trying" to remain the same, it jumps once, then settles down). A dynamic hazard (or oscillation hazard) is where a logic circuit will momentarily change back to its original value while changing to a new value.

The cause of hazards is the timing delay of different components in the circuit. The resulting glitches in the circuit may or may not induce additional problems - other than increased issues due to switching noise. It is good design practice to design circuits to minimize these hazards.

![](_page_28_Figure_4.jpeg)

![](_page_29_Figure_1.jpeg)

![](_page_29_Figure_2.jpeg)

![](_page_30_Figure_1.jpeg)

![](_page_30_Figure_2.jpeg)

![](_page_31_Figure_1.jpeg)

![](_page_31_Figure_2.jpeg)

## STATIC HAZARD IN NON-COMPLETELY DETERMINED LOGIC CIRCUITS

If the logic network to be designed is not completely determmined i.e. it contains don't care terms than the way to find the simplest (minimal) two level hazard-free network is much less systematic.

65

## STATIC HAZARD IN NON-COMPLETELY DETERMINED LOGIC CIRCUITS

Given a logic function on the Karnaugh table (dash denotes don't care terms).

1. Find and its simplest two-level hazard free disjunctive (SOP) realization. The input combinations corresponding to the don't care terms cannot occur physically.

2. Find its simplest two-level hazard free disjunctive (SOP) realization, if the realized circuit cannot contain static

hazard!

![](_page_32_Figure_9.jpeg)

![](_page_33_Figure_1.jpeg)

![](_page_33_Figure_2.jpeg)

![](_page_34_Figure_1.jpeg)

![](_page_34_Figure_2.jpeg)

![](_page_35_Figure_1.jpeg)

PROBLEMS AND EXERCISES	
1. Given the three-variable logic function	
$F(A,B,C) = \Sigma^{3}(0,2,3,4)$	
Find its minimized product-of-sums (POS) form.	
<ul><li>2. Using the Quine-McCluskey method</li><li>a. find all prime implicants of the function below,</li><li>b. determine the minimal cover.</li></ul>	
$F(A, B, C, D) = \Sigma^4(0, 4, 5, 6, 7, 9, 11, 13, 14)$	
ANS/HINT: Six prime implicants be found. Four of them are essential prime implicants, and any one of the remaining two prime implicants added will result in minimal cover. Therefore two equivalent minimal circuits exist.	

### PROBLEMS AND EXERCISES 3. Design a logic circuit with two inputs, A and B, and two outputs, X and Y, so that it operates as follows: (1) X and Y are both HIGH as long as A is HIGH, regardless of the level of Β. (2) If A pulses LOW, the LOW will appear at X if B=0 or at Y if B=1. 4. Implement the logic function shown below: (a) using a two level minimal system (minimal cover), (b) without static hazard. $F(A,B,C,D,E) = \Sigma^{5} (2,6,8,10,12,14,17,19,21,23,26,27,30,31)$ (HINT: the minimized SOP form contains five 4-cube (i.e. 3-variable) loops. Two additional product terms are necessary to eliminate the static race hazards.) Supplementary exercise: Repeat the minimization using the Quine-McCluskey algorithm too.

![](_page_36_Picture_3.jpeg)

## **QUINE-MCCLUSKEY DEMO**

#### $F(A,B,C) = \Sigma^{3}(1,2,3,6,7)$

m1	001	HW = 1	(1)	m1, m2
m2	010	1	(2)	m3, m6
m3	011	2	(3)	m7
m6	110	2		
m7	111	3		

Group and arrange minterms in an implicant table according to their Hamming weight. Neighbours can differ only in one place. Minterms in group 2 can have neighbours only from group 1 or 3.

Size	Minterms	One-cube	Two-cube
	m(i)	m(i,j)	m(i,j,k,l)
1	m1 m2	<ul> <li>▶ 1,3 (2) *</li> <li>≥ 2,3 (1)</li> <li>≥ 2,6 (4)</li> </ul>	2,3,6,7 (1,4)
2	m3 m6	3,7 (4)	
3	m7		
	Merge terms fro decimal index o terms used. Ter	om adjacent gro liffering by 1, 2, rms can be used	ups with 4, 8, etc. Mark I several times.

![](_page_38_Figure_1.jpeg)

![](_page_38_Figure_2.jpeg)

![](_page_39_Figure_1.jpeg)

![](_page_39_Figure_2.jpeg)

	esentation of logic	function: S	um of Prod	ucts 🔻	Algorithr	n: Quine-McCluskey	( •	
	Finding P	rime I	mplica	nts				
E	Size 1 primes	;		Size 2 pri	mes	Size 4 primes		
š	Number of 1s	Minterm	0-cube	Minterm	1-cube	Minterm	2-cube	
	0	m0	000000	m(0,2) m(0,32)	0000-0 -00000	m(0,2,32,34)	-000-0*	D
	1	m2 m32	000010 100000	m(2,6) m(2,18) m(2,34) m(32,34)	000-10* 0-0010* -00010 1000-0			Bmin
K-Map	2	m6 m9 m18 m34	000110 001001 010010 100010	m(6,14) m(9,25) m(9,41)	00-110* 0-1001 -01001	m(9,25,41,57)	1001*	
an n-Cube	3	m14 m21 m25 m41 m49	001110 010101 011001 101001 110001	m(21,23) m(21,53) m(25,27) m(25,57) m(41,57) m(49,53) m(49,57)	0101-1 -10101 0110-1* -11001 1-1001 110-01 11-001	m(21,23,53,55) m(49,53,57,61)	-101-1* 1101*	Quine-McC minimizatio
Boole	4	m23 m27 m53 m57	010111 011011 110101 111001	m(23,55) m(53,55) m(53,61) m(57,61)	-10111 1101-1 11-101 111-01			
key	5	m55 m61 m62	110111 111101 111110*					

![](_page_40_Figure_2.jpeg)