

# 3. LECTURE: COMBINATIONAL LOGIC IMPLEMENTATION

- 1. Implementation of combinational logic, general aspects
- 2. Multiple output logic networks
- 3. AND-OR-XOR networks
- 4. Logic design using functional blocks

### SYNTHESIS USING LOGIC GATES

The traditional process of logic synthesis is based on the application of logic gates.

Its more modern variant makes use of programmable logic devices too.

However in many case it is more advantageous to use a logic synthesis procedure based on the application of logic functional blocks.

### **IMPLEMENTING COMBINATIONAL LOGIC**

The different steps involved in the design of a combinational logic circuit are as follows:

- 1. Statement of the problem.
- 2. Identification of input and output variables.
- 3. Expressing the relationship between the input and output variables.
- 4. Construction of a truth table to meet input–output requirements.
- 5. Writing Boolean expressions for various output variables in terms of input variables.
- 6. Minimization of Boolean expressions.
- 7. Implementation of minimized Boolean expressions.

# **IMPLEMENTING COMBINATIONAL LOGIC**

These different steps are self-explanatory. One or two points, however, are worth mentioning here.

There are various simplification techniques available for minimizing Boolean expressions, which have been discussed in the previously. These include the use of theorems and identities, Karnaugh mapping, the Quine–McCluskey tabulation method and so on. Also, there are various possible minimized forms of Boolean expressions.

The following guidelines should be followed while choosing the preferred form for hardware implementation:

### IMPLEMENTING COMBINATIONAL LOGIC

- 1. The implementation should have the minimum number of gates, with the gates used having the minimum number of inputs.
- 2. There should be a minimum number of interconnections, and the propagation time should be the shortest.
- 3. Limitation on the driving capability of the gates should not be ignored.

It is difficult to generalize as to what constitutes an acceptable simplified Boolean expression. The importance of each of the above-mentioned aspects is governed by the nature of application.









### **EXAMPLE: CODE CONVERTERS WITH ROM**

Various codes are used in digital technics. For the solution of a given task a certain type of code might be the most appropriate, however for an other different task an other code type might be more advantageous.

E. g. in a digital position or angle sensor it is advantageous to use the Gray code. However the treating of measurement data and performing arithmetics would be rather complicated in Gray code, for this the binary code is the best choice. The various BCD type codes play an important role in the information exchange between the digital systems and human beings, however inside the system itself the use of such code is disadvantageous because of memory capacity usage, and more complicated arithmetics.

For this reason code conversion is a commonly occurring task in various digital systems.

### ROM APPLICATIONS: CODE CONVERSIONS

One important application of ROMs in combinational logic is the code conversion.

n-bit code  $\rightarrow$  m-bit code  $\rightarrow$  necessary memory capacity: m x 2<sup>n</sup>.

Practical examples:

8-bit binary code  $\rightarrow$  8-bit Gray code: 256x8 ROM.

13-bit binary code  $\rightarrow$  4 tetrad BCD code: Two 8-kbyte capacity EPROM, 1s, and 10s, and 100s and 1000s respectively, (13 bit: 0-8191).

12















# MINIMIZATION AN IMPLEMENTATION OF MULTIPLE OUTPUT NETWORKS

In this example the independent minimization of the two outputs of the pin count is 16, the common minimization yields 14 pins. The gate counts were 6 and 5 respectively.

The common minimization is generally noticeably optimal, in this case the pin number decreased by 12.5 percent.

The common implicant can be found by graphical or by numerical methods. For more then 3 or for outputs the transparency of the graphical method is strongly reduced, in such cases e.g. the appropriately modified Quine-McCluskey algorithm can be used.



21

### **COMMON (PRIME) IMPLICANTS**

Product functions (pairs):

 $Fa = \Sigma^{4}(0,1,5,6,7,13)$   $Fb = \Sigma^{4}(0,1,5,10-15)$   $Fc = \Sigma^{4}(0,1,8-11,14,15)$   $Fab = FaFb = \Sigma^{4}(0,1,5,13) = m(0,1) + m(5,13)$   $Fbc = FbFc = \Sigma^{4}(0,1,10,11,14,15) = (0,1) + m(10,11,14,15)$   $Fca = FcFa = \Sigma^{4}(0,1) = m(0,1)$ 22

















15













2-LEVEL AND/OR VERSUS AND/OR/XOR		
Comparison of the two approaches (including input inverters where necessary:		
	two-level AND/OR	(three-level) AND/ORXOR
Pin count	18	11
Gate count	8	5
Input inverte	rs 4	2

# COMBINATIONAL LOGIC DESIGN USING FUNCTIONAL BLOCKS

The traditional process of logic synthesis is based on the application of logic gates.

However in many case it is more advantageous to use a logic synthesis procedure based on the application of logic functional blocks.

Demo examples: Functional units (multiplexer, decoder) as building blocks Logical function unit Mux based shifter

# **DIGITAL SYNTHESIS: BUILDING BLOCKS**

Lower level of abstraction: gates

Higher hierarchy: functional building blocks

Encoders, decoders Multiplexers, demultiplexers Registers, memories Comparators Adders, etc. (binary arithmetic blocks)

Programmable logic devices

Technological realization: SSI/MSI circuits



# **DIGITAL COMPONENTS**

High level digital circuit designs are normally made using collections of logic gates referred to as components, rather than using individual logic gates.

Levels of integration (numbers of gates) in an integrated circuit (IC):

Small scale integration (SSI): about 10 gates. Medium scale integration (MSI): 10 to 100 gates. Large scale integration (LSI): 100-1,000 logic gates. Very large scale integration (VLSI): 1,000-upward. Ultra large scale integration (ULSI): 10,000-upward. Giga large scale Integration (GLSI): 100,000 upward. Ridiculously (?) large scale integration (RLSI): 1,000,000 upward.

These levels are approximate, but the distinctions are useful in comparing the relative complexity of circuits.

# What we need to know about an MSI circuit? Function: what it does Truth-table: input-output Logic gate diagram: how it does it Packaging (module pin-out): how to build it Dynamic behavior (timing diagram) Applications: where to use it Common MSI circuits: programmable logic devices (PLDs) encoder, decoder, exor, comparator, mux, demux, adder, subtractor, arithmetic circuits (adders, multipliers) Arithmetic and Logic Unit (ALU)





### MULTIPLEXER AS AN UNIVERSAL COMBINATIONAL CIRCUIT

From the point of view of output(s) the multiplexer can be considered as a one level combinational circuit.

Its characteristics is the fast response time.

For the selected input the time delay corresponds to the unit gate delay.

# MULTIPLEXER BASED IMPLEMTATION OF XOR FUNCTION

 $F = A \overline{B} + \overline{A}B$ 



# USING A 4-1 MUX TO IMPLEMENT THE MAJORITY FUNCTION



Principle: Use the A and B inputs to select a pair of minterms. The value applied to the MUX input is selected from {0, 1, C, C'} to pick the desired behaviour of the minterm pair.











# MSI EXAMPLE: 74381/382 ALU



Eight-operation functional block ("limited" ALU) handling two 4-bit words.

Three logic operations, three arithmetic operations, clear and preset operations.





# **MUX BASED FUNCTIONAL (SUB-)UNITS**

Data shifters and data rotators

Various logic functional units

Combinational adders/subtractors

Arithmetic logic unit (ALU)

Etc.











# **REVISION QUESTIONS**

1. What is a multiplexer circuit? Briefly describe one or two applications of a multiplexer?

2. Is it possible to enhance the capability of an available multiplexer in terms of the number of input lines it can handle by using more than one device? If yes, briefly describe the procedure to do so, with the help of an example.

3. What is an encoder? How does a priority encoder differ from a conventional encoder? With the help of a truth table, briefly describe the functioning of a 10-line to four-line priority encoder with active LOW inputs and outputs and priority assigned to the higher-order inputs.

# **REVISION QUESTIONS**

4. What is a demultiplexer and how does it differ from a decoder? Can a decoder be used as a demultiplexer? If yes, from where do we get the required input line?

5. Briefly describe how we can use a decoder optimally to implement a given Boolean function? Illustrate your answer with the help of an example.

6. What is a look-up table (LUT)? How can it be used to implement a combinational logic function?

7. Present the layout of the two's complement adder/substractor and explain its operation.

### **PROBLEMS AND EXERCISES**

1. Design, using only multiplexers (and inverters if necessary), a programmable logic gate, which depending on the logic value of the control line S, realizes either a two-input EXCLUSIVE-OR function, or a two-input NAND function.

2. Implement the 1-bit full subtractor using 4-to-1 multiplexeres.

3. A 4-to-1 multiplexer has signals **A** and **B** connected to the selection inputs S1 and S0, respectively. The data inputs I0 through I3, are as follows: I1 = 0, I2 = 1, I0 = C; and I3 = C' (C-bar). Determine the Boolean function **F(A,B,C)** that the multiplexer implements.



