



# **SEQUENTIAL LOGIC CIRCUITS**

The combinational logic circuits have no memory. The outputs always follow the inputs.

There is an other group of circuits with a memory, which behave differently *depending upon their previous state*. An example is the vending machine, which must remember how many and what kinds of coins have been inserted, and which behave according to not only the current coin inserted, but also upon how many and what kind of coins have been deposited previously in the given service cycle. In fact its response depends on the whole sequence of previous events.

These are referred to as *sequential circuits* or *finite state machines*, because they can have at most a finite number of states.

# FINITE STATE MACHINE

- A description of a system with the following components:
- 1. A finite number of states
- A finite number of external inputs
- 3. A finite number of external outputs
- 4. An explicit specification of all state transitions
- 5. An explicit specification of what determines each external output value
- Often described by a state diagram.
  - Inputs trigger state transitions.
  - Outputs are associated with each state (or with each transition).



#### INTRODUCTORY EXAMPLE: VENDING MACHINE

E.g. consider a bottled drink vending machine which vends a bottled drink costing 150 HUF, and accepts coins of 50 HUF and 100 HUF. It should "remember" how many and what kind of coins have already been inserted into it.

The "response" of the machine depends not only on the coin last inserted, but also on how many and what kind of coins it accepted already in the given service cycle.

It should serve the bottle, and change if appropriate, when a number of coins with a total value of 150 HUF or more have been inserted into the slot.

In fact its response depends on the whole sequence of previous events.









## **MULTIVIBRATORS AND FLIP-FLOPS**

*Multivibrators,* like the familiar sinusoidal oscillators, are circuits with regenerative feedback, with the difference that they produce pulsed output. There are three basic types of multivibrator, namely the bistable multivibrator, the monostable multivibrator and the astable multivibrator.

*Flip-flop, latch* or *bistable multivibrator* is an electronic circuit which has two stable states. It is capable to function as a memory.

A flip-flop is controlled by one or two control signals and/or a gate or clock signal. The output often includes the complement as well as the normal output. Sometimes they have separate auxiliary clear and load/set/preset inputs too.

#### **FLIP-FLOPS: ELECTRONICS**

Flip-lops are circuits that can be found in two stable balanced states (circuit values i.e. voltages, currents) do not change. Stable either permanently (change only due to an external pulse) or temporarily (after a certain time change into other state spontaneously).

The circuit state when the voltages are changing is called nonstable.

Flip-fops can be divided into the following groups, according to the character of the stable balanced states:

bistable (both states are permanently stable),

*monostable* (often called one-shots) (one of the states is permanently stable, the other one is stable only temporarily), *astable* (both states are temporarily stable).

12



















#### THE SR FLIP-FLOP OR LATCH

The SR (set/reset) flip-flop is one of the simplest flip/flops used in digital systems. Really it is the mostbasic of all flipflops. It can be realized/implemented by direct feedback of a combinational circuit, i.e. with asynchronous sequential circuit.

Characteristic equation (derived from the truth/characteristic table):

 $Q^{n+1} = S + \overline{R} Q^n = \overline{R} (S + Q^n)$ 

and

RS = 0

Note: in some places it is referred to as SET/CLEAR flip-flop.































# FLIP-FLOP TIMING PARAMETERS

Certain timing parameters would be listed in the specification sheet of a flip-flop. Some of these parameters, are specific to the logic family to which the flip-flop belongs. There are some parameters that have different values for different flip-flops belonging to the same broad logic family. It is therefore important that one considers these timing parameters before using a certain flip-flop in a given application. Some of the important ones are *set-up* and *hold times*, *propagation delay*, *clock pulse HIGH* and *LOW times*, *asynchronous input active pulse width*, *clock transition time* and *maximum clock frequency*.















#### **T-FLIP-PLOP**

The output of a toggle flip-flop, also called a T flip-flop, changes state every time it is triggered at its T input, called the toggle input.

T flip-flops do not really exist (!), constructed from JK or D FFs.

Usually best choice for implementing counters.

To create a T-FF using a D flip-flop.

Add a feedback connection that makes the input signal D equal either the value of Q or Q' under the control of the signal T.



EXCITATION TABLES OF FLIP-FLOP							
Qn	Q <sup>n+1</sup>	R	S	J	K	D	Т
0	0	x	0	0	Х	0	0
0	1	0	1	1	Х	1	1
1	0	1	0	Х	1	0	1
1	1	0	X	Х	0	1	0



## IMPLEMENTATION OF FLIP-FLOPS: SOME PRACTCAL ASPECTS

- In the popular CMOS and TTL logic families T flip-flop is not available. It should be build on the basis of an other type of flip-flop.
- TTL, CMOS: basically JK and D flip-flops.
- PLA, PLD: only D flip-flop (!), the JK flip-flop should be implemented by additional circuitry.
- RS flip-flop: in TTL it is based on NAND gates, in CMOS it is based on NOR gates.

# APPLICATION OF FLIP-FLOPS: SOME PRACTICAL ASPECTS

• T flip-flops are well suited for straightforward binary counters.

But may yield worst gate and pin counts.

- No reason to choose RS over JK FFs: it is a proper subset of JK. RS FFs don't exist anyway.
  Tend to yield best choice for packaged logic where gate count is the key.
- D FFs yield simplest design procedure. In many cases give the best pin count.

D storage devices are very transistor efficient in VLSI. Best choice where area/pin count is the key.

# **REVISION QUESTIONS**

1. What do you mean by sequential circuit? Explain with the help of a block diagram.

2. Give the comparison and explain the differences between combinational and sequential circuits.

3. Give the comparison and explain the differences between synchronous and asynchronous sequential circuits.

4. What is the difference in the operation of edge-triggered FFs and master slave FFs.

# **REVISION QUESTIONS**

5. Justify name Toogle for T flip-flop giving truth table and waveforms.

6. Give the characteristic equation for each flip-flop.

7. Draw the state transition diagrams for SR, D, JK and T flip-flop.

8. Derive the excitation tables for SR, D, JK and T flip-flop.

# **REVISION QUESTIONS**

9. Perform the following conversions:

Convert SR flip-flop to D flip-flop. Convert SR flip-flop to JK flip-flop. Convert SR flip-flop to T flip-flop. Convert JK flip-flop to T flip-flop. Convert JK flip-flop to D flip-flop. Convert D flip-flop to T flip-flop. Convert T flip-flop to D flip-flop. Convert JK flip-flop to SR flip-flop. Convert D flip-flop to SR flip-flop.

# **PROBLEMS AND EXERCISES**

1. In a complete state machine, all possible transitions between states of a finite state machine (FSM) should be specified. Your state machine has two inputs, A and B, and two states, S0 and S1. You are told that your FSM behaves as follows:

The FSM moves from S0 to S1 if and only if A = 1. The FSM moves from S1 to S0 if and only if A = 0 and B = 1. Draw the complete state transition diagram of your FSM.

2. Analyze the operation of the type 7474 edge triggered D flip-flop and give its full operational/truth table for asynchronous and synchronous control.

55











#### PRACTICAL ASPECTS: SETTING INITIAL STATES

If in designing a synchronous sequential circuit, the encoding selected begins with full zeros (e.g. a simple counter), the auxiliary CLEAR and PRESET can be used. The PRESET is connected to 0 (zero), and to the CLEAR input the external R (RESET) signal is connected.

This can be generalized to any initial code (e.g. counter working in Excess-3 code).







#### SUMMARY OF SOME ASPECTS OF FLIP-FLOPS

Development of D flip-flop Level-sensitive is used in custom ICs Edge-triggered used in programmable logic deices Good choice for data storage register

Historically JK flip-flop was popular but now never used Similar to RS but wit 11 used to toggle output Good in days of TTL/SSI (more complex input function) Not a good choice for PALs/PLAs as it requires two inputs Can always be implemented using D flip-flops

Preset and clear inputs are highly desirable on flip-flops Used at start-up or to reset systems to a known state

#### SUMMARY OF SOME ASPECTS OF FLIP-FLOPS

RS clocked latch:

Used as storage element in narrow width clocked systems Its use is not recommended!

However fundamental building block of other flip-flop types

JK flip-flop:

Versatile building block

Can be used to implement D and T flip-flops

Usually requires least amount of logic to implement f(In, Q)

But has two inputs with increase wiring complexity

#### D flip-flops:

Minimizes wires, much preferred in VLSI technologies Simplest design technique

Best choice for storage registers

#### T flip-flops:

Don't really exist, constructed from JK flip-flops Usually best choice for implementing counters