



COUNTERS (AND REGISTERS): AN INTRODUCTION

Counters and registers belong to the category of MSI sequential logic circuits. They have similar architecture, as both counters and registers comprise a cascaded arrangement of more than one flip-flop with or without combinational logic devices. Both constitute important building blocks of sequential logic, and different types of counter and register available in integrated circuit (IC) form are used in a wide range of digital systems.

While counters are mainly used in counting applications, where they either measure the time interval between two unknown time instants or measure the frequency of a given signal, registers are primarily used for the temporary storage of data present at the output of a digital circuit before they are fed to another digital circuit.







ASYNCHRONOUS AND SYNCHRONOUS COUNTERS

Many different types of electronic counters are available. They are all either asynchronous or synchronous type and are usually constructed using JK flip-flops.

• Asynchronous (ripple) counter: The input signal is applied to the clock input of the first FF, and the output of each FF is connected directly to the clock input of the next.

• Synchronous counter: all flip-flops are controlled by a common clock. Logic gates between each stage of the circuit control dataflow from stage to stage so that the desired count behaviour is realized.







RIPPLE COUNTER: PROPAGATION DELAY

A major problem with ripple counters arises from the propagation delay of the flip-flops constituting the counter. The effective propagation delay in a ripple counter is equal to the sum of propagation delays due to different flip-flops. The situation becomes worse with increase in the number of flipflops used to construct the counter, which is the case in larger bit counters.

An increased propagation delay puts a limit on the maximum frequency used as clock input to the counter. The clock signal time period must be equal to or greater than the total propagation delay. The maximum clock frequency therefore corresponds to a time period that equals the total propagation delay.

RIPPLE COUNTER: PROPAGATION DELAY

If t_{pd} is the propagation delay in each flip-flop, then, in a counter with N flip-flops having a modulus of less than or equal to $2^{\sf N}$, the maximum usable clock frequency is given by

$$f_{max} = 1/(N \times t_{pd}).$$

Often the propagation delay times are specified in the case of flip-flops, one for LOW-to-HIGH transition (t_{pLH}) and the other for HIGH-to-LOW transition (t_{pHL}) at the output. In such a case, the larger of the two should be considered for computing the maximum clock frequency.

SYNCHRONOUS COUNTERS

The propagation delay becomes prohibitively large in a ripple counter with a large count. On the other hand, in a synchronous counter, all flip-flops in the counter are clocked simultaneously in synchronism with the clock, and as a consequence all flip-flops change state at the same time. The propagation delay in this case is independent of the number of flip-flops used.

Since the different flip-flops in a synchronous counter are clocked at the same time, there needs to be additional logic circuitry to ensure that the various flip-flops toggle at the right time.











SYNCR. VS ASYNCR. COUNTERS

It can be seen that a ripple counter requires less circuitry than a synchronous counter. No logic gates are used at all in the example above. Although the asynchronous counter is easier to construct, it has some major disadvantages over the synchronous counter.

First of all, the asynchronous counter is slow. In a synchronous counter, all the flip-flops will change states simultaneously while for an asynchronous counter, the propagation delays of the flip-flops add together to produce the overall delay. Hence, the more bits or number of flipflops in an asynchronous counter, the slower it will be.

SYNCR. VS ASYNCR. COUNTERS

Secondly, there are certain "risks" when using an asynchronous counter. In a complex system, many state changes occur on each clock edge and some ICs respond faster than others. If an external event is allowed to affect a system whenever it occurs (unsynchronised), there is a small chance that it will occur near a clock transition, after some IC's have responded, but before others have. This intermingling of transitions often causes erroneous operations. And the worse this is that these problems are difficult to foresee and test for because of the random time difference between the events.

REGISTERS

Registers are devices which are used to store and/or shift data entered from external sources. They are constructed by connecting a number of flip-flops in cascade.

A single flip-flop can store 1 bit of data, thus an **n**-bit register will require **n** flip-flops.

In a digital system such registers are generally used for temporary storage of data.

REGISTERS: PROPERTIES AND CLASSIFICATION

Classification according to internal structure and operation/function:

- storage register;

- shift register

Storage register: it takes data from parallel inputs and copies it to the corresponding output when the registers are clocked. It can be used as a kind of "history", retaining old information as the input in another part of the system, until ready for new information, whereupon, the registers are clocked, and the new data is "let through". It is usually built using D flip-flops.





















SHIFT REGISTERS: CHARACTERISTIC EQUATIONS

Right shift register:

 $Q_i^n = Q_{i+1}^{n-1}$

Left shift register:

 $Q_i^n = Q_{i-1}^{n-1}$

Bi-directional shift register Right sift (M=1) - left shift (M=0):

$$Q_i^n = M Q_{i-1}^{n-1} + M Q_{i+1}^{n-1}$$











SHIFT REGISTER COUNTERS

Both counters and shift registers are some kinds of cascade arrangement of flip-flops. A shift register, unlike a counter, has no specified sequence of states. However, if the serial output of the shift register is fed back to the serial input, we do get a circuit that exhibits a specified sequence of states. The resulting circuits are known as *shift register counters*.

Shift register counter – a circuit formed by a shift registers and combinational logic. The state diagram for this state machine is cyclic. This circuit does not necessarily count in ascending or descending order.

Ring counter – the simplest shift register counter. This circuit uses a *n*-bit shift register to obtain a counter with *n* states

SHIFT REGISTER COUNTERS

Shift register or ring counter is a counter composed of a circular shift register. The output of the last flop-flop is fed to the input of the first flip-flop.

Two types of ring counters:

Straight ring counter or Overbeck counter

Twisted ring counter or Johnson or Möbius counter

RING COUNTER AND JOHNSON COUNTER

Straight ring counter or Overbeck counter connects the output of the last FF two the first FF input and circulates one (or zero) bit around the counter. One of the FFs must be pre-loaded with a 1 in order to operate properly.

Twisted ring counter or Johnson counter connects the complement of the output of the last FF to the input FF and circulates a stream of ones followed by zeros around the ring.























SELF-CORRECTING JOHNSON COUNTER

Tetszőleges kezdőállapotból is belefut a normál ciklusba. Elv: A Johnson számláló előbb-utóbb előállít egy 0XX0 állapotot. Ez aktivizálja a LOAD (betöltés) funkciót, így beállítható a normál üzemmód.



GHT . Four-bi		_			ED R		G(0	UN	
Straight	ring/C)verbe	ck co	unter	Twisted ring/Johnson counter					
State	Q0	Q1	Q2	Q3	State	Q0	Q1	Q2	Q3	
0	1	0	0	0	0	0	0	0	0	
1	0	1	0	0	1	1	0	0	0	
2	0	0	1	0	2	1	1	0	0	
3	0	0	0	1	3	1	1	1	0	
0	1	0	0	0	4	1	1	1	1	
1	0	1	0	0	5	0	1	1	1	
2	0	0	1	0	6	0	0	1	1	
3	0	0	0	1	7	0	0	0	1	
0	1	0	0	0	0	0	0	0	0	

53

















SERIAL/PARALLEL MULTIPLIER

Multiplication of binary numbers is usually implemented in microprocessors and microcomputers by using repeated addition and shift operations. Since the binary adders are designed to add only two binary numbers at a time, instead of adding all the partial products at the end, they are added two at a time and their sum is accumulated in a register called the accumulator register. Also, when the multiplier bit is '0', that very partial product is ignored, as an all '0' line does not affect the final result.

The basic hardware arrangement of such a binary multiplier would comprise shift registers for the multiplicand and multiplier bits, an accumulator register for storing partial products, a binary parallel adder and a clock pulse generator to time various operations.

4x4 BIT MULTIPLICATION (RECAPITULATION)									
F	Partial Pr	oduct Ad	ccumulat	ion					
		Multi	plicand	A3	A2	A1	A0		
		Multi	•	B3	B2	B1	B0		
				A2 B0	A2 B0	A1 B0	A0 B0		
			A3 B1	A2 B1	A1 B1	A0 B1			
		A3 B2	A2 B2	A1 B2	A0 B2				
	A3 B3	A2 B3	A1 B3	A0 B3					
S 7	S 6	S5	S4	S 3	S2	S1	S0		



OP	ER	ΑΤΙΟ	ON (OF 1	THE	ML	ILTI	PLI	ER ((13x5)
Multip	olican	d 1	1	0	1	Muti	plier (010	1	
	8	7	6	5	4	3	2	1	0	
	0	0	0	0	0	0	1	0	1	
	0	1	1	0	1	0	1	0	1	ADD
	0	0	1	1	0	1	0	1	0	SHIFT
	0	0	0	1	1	0	1	0	1	SHIFT
	1	0	0	0	0	0	1	0	1	ADD
	0	1	0	0	0	0	0	1	0	SHIFT
	0	0	1	0	0	0	0	0	1	SHIFT
13 x 5 = 65										

MULTIPLICATION IN μ P'S

Many microprocessors do not have in their ALU the hardware that can perform multiplication or other complex arithmetic operations such as division, determining the square root, trigonometric functions, etc. These operations in these microprocessors are executed through software. For example, a multiplication operation may be accomplished by using a software program that does multiplication through repeated execution of addition and shift instructions. Other complex operations mentioned above can also be executed with similar programs. Although the use of software reduces the hardware needed in the microprocessor, the computation time in general is higher in the case of software-executed operations when compared with the use of hardware to perform those operations.



GENERAL DESCRIPTION

The Am25LS14A is an 8-bit by 1-bit sequential logic element that performs digital multiplication of two numbers represented in two's complement form to produce a two's complement product without correction. The device accepts an 8-bit multiplicand (X input) and stores this data in eight internal latches. The X latches are controlled via the clear input. When the clear input is LOW, all internal flipflops are cleared and the X latches are opened to accept new multiplicand data. When the clear input is HIGH, the latches are closed and are insensitive to X input changes.

The multiplier word data is passed by the Y input in a serial bit stream – least significant bit first. The product is clocked out the S output least significant bit first.

GENERAL DESCRIPTION

The multiplication of an m-bit multiplicand by an n-bit multiplier results in an m + n bit product. The Am25LS14A must be clocked for m + n clock cycles to produce this two's complement product. Likewise, the n-bit multiplier (Y-input) sign bit data must be extended for the remaining m-bits to complete the multiplication cycle.

The device also contains a K input so that devices can be cascaded for longer length X words. The sum (S) output of one device is connected to the K input of the succeeding device when cascading. Likewise, a mode input (M) is used to indicate which device contains the most significant bit. The mode input is wired HIGH or LOW depending on the position of the 8-bit slice in the total X word length.





REVIEW QUESTIONS

1. Differentiate between:

(a) asynchronous and synchronous counters;

(b) UP, DOWN and UP/DOWN counters;

(c) presettable and clearable counters;

(d) BCD and decade counters.

2. Indicate the difference between the counting sequences of:(a) a four-bit binary UP counter and a four-bit binary DOWN counter;

(b) a four-bit ring counter and a four-bit Johnson counter.

3. Briefly explain why the maximum usable clock frequency of a ripple counter decreases as more flip-flops are added to the counter to increase its MOD-number.

REVIEW QUESTIONS

4. Why is the maximum usable clock frequency in the case of a synchronous counter independent of the size of counter?

5. Draw the functional diagram of a serial adder, and explain its operation.



