
<section-header><section-header><section-header><text><text><text><text>

1st year BSc course 2nd (Spring) term 2017/2018



DIGITAL NETWORKS: CLASSIFICATION

Digital/logic circuits/networks can be classified into two groups:


1. Combinational logic networks

Results of an operation depend *only* on the present inputs to the operation

Uses: perform arithmetic, control data movement, compare values for decision making

2. Sequential logic networks

Results depend on both the inputs to the operation *and* the result of the previous operation Uses: counter, controllers, etc.



SEQUENTIAL LOGIC

The combinational logic circuits have no memory. The outputs always follow the inputs.

There is an other group of circuits with a memory, which behave differently *depending upon their previous state*. An example is the vending machine, which must remember how many and what kinds of coins have been inserted, and which behave according to not only the current coin inserted, but also upon how many and what kind of coins have been deposited previously in the given service cycle. In fact its response depends on the whole sequence of previous events.


These are referred to as sequential circuits or *finite state machines*, because they can have at most a finite number of states.


SEQUENTIAL LOGIC NETWORKS


The outputs of sequential logic networks depend not only on the actual input signal combination, but on the actual state of the network established previously. In this way the outputs depend also on the previous input signals.

Sequential logic network.

Input variables: Output variables fed back: primary variables. secondary variables.








PROPERTIES OF SEQUENTIAL NETWORKS


Due to the secondary variables (feedback) the sequential circuits, when excited by the same set of input signals can generate different output signals depending on what are the actual value s of the secondary signals.

These (the secondary signals) in turn depend on the sequence of previous signals arriving on the input the consequence of which that the secondary signals change their values during the operation of the system.

The name sequential logic circuit comes from this property.

The sequential circuits, in contrast to the combinational circuits have "memory".





SEQUENTIAL CIRCUIT: STATIC MODEL			
	STACIONARY STATE	TRANZIENT STATE	STACIONARY STATE
	n th state		(n+1) th state
	TIME AXIS		
The static model describes the state-sequence, so called event history of the circuit, and does not describe its transients. The time, as a variable does not occur in the functions of the states.			
			13

ASYNCHRONOUS AND SYNCHRONOUS SEQUENTIAL NETWORKS


Sequential circuits can be classified into two groups:


- 1. Asynchronous sequential circuits (no synchronizing/clock signal),
- 2. Synchronous sequential circuits (operating with synchronizing/clock signal).


ASYNCHRONOUS SEQUENTIAL CIRCUITS


In the asynchronous sequential circuits the inherent time delay in the feedback loop will ensure the "memory" property necessary to generate the secondary variables.


In this case the logic state transitions occur at different times, i.e. asynchronously.













OPERATION OF SYNCHRONOUS SEQUENTIAL CIRCUITS


The signals feed back from the output to the input (secondary variables) do not affect the operation instantaneously, but they are written in and stored in the storage elements when the clock signal arrives. The values of these stored variables will affect the input only when the next clock signal arrives.


SYNCHRONOUS SEQUENTIAL CIRCUIT


The (k+1)th state of the feedback network is determined by the kth state of the variables and storage elements











27

STATE TRANSITIONS OF THE MEALY MACHINE

The internal states of a Mealy machine can be very well represented by the nodes of a so called state graph or state transition diagram and its state transitions by the directed edges of the same state graph.

This method of description will be used throughout in the analysis and synthesis of sequential circuits, e.g. in the case of flip-flops, counters, registers, etc.

<text><text><image><text><text>

EXAMPLE: HAMMING WEIGHT OF A CODE WORD

Let us consider now a circuit which is to determine the Hamming weight of an 8 bit (serial) codeword. This situation is entirely different from the one in the former example, for the Hamming weight can be anything from 0 through 8.

The circuit must know in the nth step what was the Hamming weight of that part of codeword which has been received already and depending up on the particular value of bit n the circuit either increase the stored data by 1 or let it be as it is.

This case differs essentially from the case of the parity checker and it does need 8 internal states.

29


ILLUSTRATION: VENDING MACHINE


E.g. a bottled drink vending machine should "remember" how many and what kind of coins have already been inserted into it. The "response" of the machine depends not only on the coin last inserted, but also on how many and what kind of coins it accepted already in the given service cycle.


In fact its response depends on the whole sequence of previous events.


Example:

machine vends bottled drink for 150 HUF it accepts coins of 50 HUF and 100 HUF outputs drink or drink and change as appropriate










ROLE OF CLOCKS IN DIGTAL SYSTEMS


We will soon get used to the idea of a clock as an essential element of digital circuitry. When we speak of a clock signal, we mean a sequence of evenly spaced digital high and low signals proceeding at a fixed frequency. That is, the clock is a continuous sequence of square wave pulses.


There are a number of reasons for the importance of the clock. Clearly it is essential for doing any kind of counting or timing operation. But, its most important role is in providing *synchronization* to the digital circuit. Each clock pulse may represent the transition to a new digital state of a so-called "state machine" (simple processor) we will soon encounter. Or a clock pulse may correspond to the movement of a bit of data from one location in memory to another.

ROLE OF CLOCKS IN DIGTAL SYSTEMS

A digital circuit coordinates these various functions by the synchronization provided by a single clock signal which is shared throughout the circuit. A more sophisticated example of this concept is the clock of a computer, which we have come to associate with processing speed (*e.g.* 330 MHz for typical current generation commercial processors).







FLIP-FLOPS

Flip-flop, *latch* or *bistable multivibrator* is an electronic circuit which has two stable states. It is capable to function as a memory.

A flip-flop is controlled by one or two control signals and/or a gate or clock signal. The output often includes the complement as well as the normal output.


Sometimes they have separate auxiliary clear and load/set/preset inputs too.


FLIP-FLOPS: ELECTRONICS


Flip-lops are circuits that can be found in two stable balanced states (circuit values i.e. voltages, currents) do not change. Stable either permanently (change only due to an external pulse) or temporarily (after a certain time change into other state spontaneously).


The circuit state when the voltages are changing is called nonstable.


Flip-fops can be divided into the following groups, according to the character of the stable balanced states: *bistable* (both states are permanently stable), *monostable* (often called one-shots) (one of the states is permanently stable, the other one is stable only temporarily), *astable* (both states are temporarily stable). 41

















REVISION QUESTIONS

1. What do you mean by sequential circuit? Explain with the help of a block diagram.

2. Give the comparison and explain the difference between combinational and circuits.

3. Give the comparison and explain the differences between synchronous and asynchronous sequential circuits.

4. What is the difference between a level-triggered clock and an edge-triggered clock?

REVISION QUESTIONS

5. (Combinational versus sequential circuits). Which of the following contain circuits that are likely to be combinational and which contain sequential circuits? For three cases selected give a few sentence explanation and discussion of your answer.

(a) A washing machine that sequences through the soak, wash, and spin cycles for preset periods of time.

(b) A circuit that divides two 2-bit numbers to yield a quotient and a remainder.

(c) A machine that takes a dollar bill and gives three quarters, two dimes, and a nickel in change, one at a time through a single coin change slot.

(d) A digital alarm clock that generates an alarm when a preset time has been reached.

5. (Cont.) **REVISION QUESTIONS**

(e) A circuit that takes as input two decimal numbers in the range from 0 to 9, outputs a 0 if they are different, and a 1 if they are identical.

(f) A circuit that turns on or off a hall light based on the configuration of two input switches. If both Switches are in the same position, the light is off. If they are in different positions the light is on.

(g) A circuit that takes a sequence of bits, one bit at a time, and outputs a 0 or 1 after each bit that indicates if the number of is in the sequence seen so far is even or odd, respectively.

(h) A circuit with two binary inputs and four binary outputs that works as follows. The binary input indicates which of the four outputs should be driven to a 1 with the other outputs set to 0.

PROBLEMS AND EXERCISES

1. In a complete state machine, all possible transitions between states of a finite state machine (FSM) should be specified. Your state machine has two inputs, and B, and two states, S0 AND s1. You are told that your FSM behaves as follows:

The FSM moves from S0 to S1 if and only id A = 1. The FSM moves from S1 to S0 if and only if A = 0 and B = 1.

Draw the complete state transition diagram of your FSM.