



#### SYNCHRONOUS SEQUENTIAL LOGIC

Synchronous logic has two main disadvantages, as follows. 1. The clock signal must be distributed to every flip-flop in the circuit. As the clock is usually a high-frequency signal, this causes power dissipation – in other words, heat. Even the flip-flops that are doing nothing consume a small amount of power, thereby generating waste heat.

2. The maximum possible clock rate is determined by the slowest logic path in the circuit, otherwise known as the critical path. This means that every logical calculation, from the simplest to the most complex, must complete in one clock cycle. One way around this limitation is to split complex operations into several simple operations, a technique known as "pipelining". This technique is prominent within *microprocessor* design, and helps to improve the *clock rate* of modern processors.

## **ASYNCHRONOUS SEQUENTIAL LOGIC**

Asynchronous sequential logic is the most general kind of sequential logic, but because of its flexibility it is also most difficult to design. The basic storage element in asynchronous logic is the *latch* (RS flip-flop). Latches can change state at any time, depending on the transitions of other signals which may themselves be produced by other latches. The complexity of asynchronous circuits tends to rise very rapidly as the number of logic gates increases, so they tend to be used mostly in smaller applications. However computer-aided design (CAD) tools are appearing that can simplify the task, and permit more complex designs.

It is of course possible to build mixed circuits containing synchronous flipflops and asynchronous latches.

4

5

#### ELEMENTARY SEQUENTIAL CIRCUITS: FLIP-FLOPS

Combinational networks: can be constructed from elementary combinational circuits i.e. form gates. Sequential (synchronous and asynchronous) networks: can be constructed from elementary sequential circuits.

Elementary sequential circuits: *Flip-flop*, *latch* or *bistable multivibrator* is an electronic circuit which has two stable states. It is capable to function as a memory.

A flip-flop is controlled by one or two control signals and/or a gate or clock signal. The output often includes the complement as well as the normal output.

Sometimes they have separate auxiliary clear and load/set/preset inputs too.





FLIP-FLOI	PS
The most important flip-flops are the	following:
R-S (or S-R) flip-flop J-K flip-flop T flip-flop D flip-flop D-G flip-flop	set/reset set/reset/toggle toggle data/delay
All flip-flops listed above can function clocked mode, the R-S and D flip-fle asynchronous mode too. The behaviour of a particular type ca truth/characteristic table and the cha which gives the next output in terms signals and the current output.	n in synchronous or ops can operate in in be described by racteristic equation, of the input control

## **OPERATION OF FLIP-FLOPS**

-The change of state of asynchronous flip-flops occurs directly as a response to the change of the input/control variable(s), after the appropriate time delay of the circuit.

-The change of state of synchronous (clock controlled) flipflops occurs only when the synchronizing signal (clock) arrives tot heir appropriate input.

#### FLIP-FLOPS: STATIC AND DYNAMIC CONTROL

The control of flip-flops can be

either static or dynamic.

Static: appropriate logic 0 and/or 1 levels should be applied to the static control inputs to initiate the state changes.

Dynamic: the change of state of the flip-flop occurs due the change in the appropriate direction  $(1 \rightarrow 0 \text{ or } 0 \rightarrow 1 \text{ transition})$  of the signal applied to the dynamic control input (edge-triggered).

10

9





RESET-	SET (R-S) FLIP-FLOP (1)
"Simple" truth table	SET loading, RESET clearing, independently of the pervious state.
R S Q <sup>n+1</sup>	Defined operation: S = 1 sets the FF state to 1, and it holds
0 0 Q <sup>n</sup> 0 1 1 1 0 0 1 1 X	this state even after the termination of control. R = 1 stes the FF state to 0, and it holds this state even after the termination of control. If S and R are simultaneously 0 the state of the FF does not change, it holds its previous state.
If <mark>S</mark> and R are simul defined, therefore th forbidden.	taneously <b>1</b> , the FF functioning is not his control combnination is logically





			к-э г		
n-t	h	(n+ <sup>2</sup> state	1)-th Ex	tended truth table	
R	S	Q <sup>n</sup>	Q <sup>n+1</sup>		
0	0	0	0	- does not change	
0	0	1	1	does not change	
0	1	0	1	toggles	
0	1	1	1	does not change	
1	0	0	0	does not change	
1	0	1	0	toggles	
1	1	0	Х	undefined	
1	1	1	Х	undefined	



























			JK FLIP-F	LOP (1)		
Tł by ("t	ne . <sup>,</sup> int ogg	IK flip-f erpreti gle") cc	flop augments the be ng the S = R = 1 con ommand:	haviour of the ditions as a "	e SR flip flip"	o-flop
J	K	<b>Q</b> <sub>next</sub>	Comment	SR-JK corr	espond	lence:
0	0	Q <sub>prev</sub>	hold state	S	$\Rightarrow$	J
0	1	0	reset			
1	0	1	set	R	$\Rightarrow$	K
1	1	$\overline{Q}_{prev}$	toggle			
In a c Logic contr	cert cc ol c	ain res Introl fu Combin	pect it is an enhance Inction is defined to t ation of the RS FF.	ed version of t he originally i	he RS I not-allo	FF. wed





























# 

















T NC	ABL	ES O	FFL	IP-FL	.OPS
R	S	J	K	D	Т
x	0	0	Х	0	0
0	1	1	Х	1	1
1	0	Х	1	0	1
0	X	Х	0	1	0
	R X 0 1 0	R S   x 0   0 1   1 0   0 X	R S J   x 0 0   0 1 1   1 0 X   0 X X	R     S     J     K       x     0     0     X       0     1     1     X       1     0     X     1       0     X     X     0	R     S     J     K     D       x     0     0     X     0       0     1     1     X     1       1     0     X     1     0       0     X     X     0     1





# **REVISION QUESTIONS**

1. What is the difference in the operation of edge-triggered FFs and master slave FFs?

2. Justify name Toogle for T flip-flop giving truth table and waveforms.

3. Give the characteristic equation for each flip-flop.

4. Draw the state transition diagrams for SR, D, JK and T flip-flop.

5. Derive the excitation tables for SR, D, JK and T flip-flop.

#### **REVISION QUESTIONS**

6. Explain the major difference between RS and JK flip-flops.

7. Show the logic diagram of a clocked D fl ip-fl op with four NAND gates.

8. Draw the logic diagram of master-slave D fl ip-fl op. Use NAND gates.



