

# **3. LECTURE**

- 1. Counters, general concepts and properties
- 2. Ripple (asynchronous) counters
- 3. Synchronous counters
- 4. Counter applications

### COUNTERS (AND REGISTERS): AN INTRODUCTION

Counters and registers belong to the category of MSI sequential logic circuits. They have similar architecture, as both counters and registers comprise a cascaded arrangement of more than one flip flop with or without combinational logic devices. Both constitute very important building blocks of sequential logic, and different types of counter and register available in integrated circuit (IC) form are used in a wide range of digital systems.

While counters are mainly used in counting applications, where they either measure the time interval between two unknown time instants or measure the frequency of a given signal, registers are primarily used for the temporary storage of data present at the output of a digital circuit before they are fed to another digital circuit.

### COUNTERS (AND REGISTERS): AN INTRODUCTION

Everybody is familiar with the role of different types of register used inside a microprocessor, and also their use in microprocessor-based applications.

Because of the very nature of operation of registers, they form the basis of a very important class of counters called shift counters or shift-register counters.











### ASYNCHRONOUS AND SYNCHRONOUS COUNTERS

Many different types of electronic counters are available. They are all either asynchronous or synchronous type and are usually constructed using JK flip-flops.

• Asynchronous (ripple) counter: The input signal is applied to the clock input of the first FF, and the output of each FF is connected directly to the clock input of the next.

• Synchronous counter: all flip-flops are controlled by a common clock. Logic gates between each stage of the circuit control dataflow from stage to stage so that the desired count behaviour is realized.

# **RIPPLE (ASYNCHRONOUS) COUNTER**

A ripple counter is a cascaded arrangement of flip-flops where the output of one flip-flop drives the clock input of the following flip-flop. The number of flip-flops in the cascaded arrangement depends upon the number of different logic states that it goes through before it repeats the sequence, a parameter known as the modulus of the counter.

In a ripple counter, also called an asynchronous counter or a serial counter, the clock input is applied only to the first flipflop, also called the input flip-flop, in the cascaded arrangement. The clock input to any subsequent flip-flop comes from the output of its immediately preceding flip-flop.





# ASYNCHRONOUS (RIPPLE) COUNTER (UP)

The four-stage ripple counter using JK flip-flops uses the maximum counting capability of the four stages and would thus be classified as mod 16. The FFs are connected to toggle and change state an the negative-going transitions of the waveform applied to the clock input.

The input is shown for convenience as being periodic even though it may be completely random.

The count is obtained by observing the sequence Q3 Q2 Q1 Q0 which starts of at 0 0 0 0 (=decimal 0).

14













### PROPAGATION DELAY IN RIPPLE COUNTERS

A major problem with ripple counters arises from the propagation delay of the flip-flops constituting the counter. The effective propagation delay in a ripple counter is equal to the sum of propagation delays due to different flip-flops. The situation becomes worse with increase in the number of flipflops used to construct the counter, which is the case in larger bit counters.

An increased propagation delay puts a limit on the maximum frequency used as clock input to the counter. We can appreciate that the clock signal time period must be equal to or greater than the total propagation delay. The maximum clock frequency therefore corresponds to a time period that equals the total propagation delay. clock frequency.

### PROPAGATION DELAY IN RIPPLE COUNTERS

If  $t_{pd}$  is the propagation delay in each flip-flop, then, in a counter with N flip-flops having a modulus of less than or equal to  $2^N$ , the maximum usable clock frequency is given by

 $f_{max} = 1/(N \times t_{pd}).$ 

Often, two propagation delay times are specified in the case of flip-flops, one for LOW-to-HIGH transition  $(t_{pLH})$  and the other for HIGH-to-LOW transition  $(t_{pHL})$  at the output. In such a case, the larger of the two should be considered for computing the maximum clock frequency.





the Q0 output waveform has a frequency exactly one-half that of the input, the Q1 output frequency is one-quarter of the input frequency, etc. Thus the circuit acts as a frequency divider, or frequency scaler. For an n-flip-flop circuit the output frequency is divided by 2<sup>n</sup> in steps of 2.

The upper limit on the input frequency of the frequency divider is the same as the maximum rate at which the first flip-flop in the cascade can toggle.

24









# **ASYNCHRONOUS BCD COUNTER (DOWN)**

The down counting BCD ripple counter can be constructed based on similar principles. Here the critical point is the transition from decimal 0 (binary 0000) to decimal 9 (binary 1001) state.

29

### SYNCHRONOUS (OR PARALLEL) COUNTERS

Ripple counters discussed thus far are asynchronous in nature as the different flip flops comprising the counter are not clocked simultaneously and in synchronism with the clock pulses. The total propagation delay in such a counter, as explained earlier, is equal to the sum of propagation delays due to different flip-flops. The propagation delay becomes prohibitively large in a ripple counter with a large count.

On the other hand, in a synchronous counter, all flip-flops in the counter are clocked simultaneously in synchronism with the clock, and as a consequence all flip-flops change state at the same time. The propagation delay in this case is independent of the number of flip-flops used.

### SYNCHRONOUS (OR PARALLEL) COUNTERS

Since the different flip-flops in a synchronous counter are clocked at the same time, there needs to be additional logic circuitry to ensure that the various flip-flops toggle at the right time.

### SYNCHRONOUS COUNTER

In a synchronous counter, also known as a parallel counter, all the flip-flops in the counter change state at the same time in synchronism with the input clock signal. The clock signal in this case is simultaneously applied to the clock inputs of all the flip-flops.

The delay involved in this case is equal to the propagation delay of one flip-flop only, irrespective of the number of flipflops used to construct the counter. In other words, the delay is independent of the size of the counter.

























### COUNTERS WITH ARBITRARY SEQUENCES

So far we have discussed different types of synchronous and asynchronous counters. A large variety of synchronous and asynchronous counters are available in IC form.

The counters discussed hitherto count in either the normal binary sequence with a modulus of  $2^N$  or with slightly altered binary sequences where one or more of the states are skipped. The latter type of counter has a modulus of less than  $2^N$ , N being the number of flip-flops used. Nevertheless, even these counters have a sequence that is either upwards or downwards and not arbitrary.

### COUNTERS WITH ARBITRARY SEQUENCES

There are applications where a counter is required to follow a sequence that is arbitrary and not binary.

As an example, an MOD-10 counter may be required to follow the sequence 0000, 0010, 0101, 0001, 0111, 0011, 0100, 1010, 1000, 1111, 0000, 0010 and so on. In such cases, the simple and seemingly obvious feedback arrangement with a single NAND gate discussed above for designing counters with a modulus of less than 2<sup>N</sup> cannot be used.

### SYNCRONOUS VERSUS ASYNCHRONOUS COUNTERS

It can be seen that a ripple counter requires less circuitry than a synchronous counter. No logic gates are used at all in the example above. Although the asynchronous counter is easier to construct, it has some major disadvantages over the synchronous counter.

First of all, the asynchronous counter is slow. In a synchronous counter, all the flip-flops will change states simultaneously while for an asynchronous counter, the propagation delays of the flip-flops add together to produce the overall delay. Hence, the more bits or number of flipflops in an asynchronous counter, the slower it will be.

### SYNCRONOUS VERSUS ASYNCHRONOUS COUNTERS

Secondly, there are certain "risks" when using an asynchronous counter. In a complex system, many state changes occur on each clock edge and some ICs respond faster than others. If an external event is allowed to affect a system whenever it occurs (unsynchronised), there is a small chance that it will occur near a clock transition, after some IC's have responded, but before others have. This intermingling of transitions often causes erroneous operations. And the worse this is that these problems are difficult to foresee and test for because of the random time difference between the events.





# <text><text><text><text>



