

# SYNTHESIS: GENERAL CONCEPTS

Synchronous sequential circuits synthesis procedure


Word description of problem (hardest; art, not science) Derive state diagram and state table Minimize (moderately hard) Assign states (very hard) Produce state and output transition tables Determine what FFs to use and find their excitation maps Derive output equations/K-maps Obtain the logic diagram


This is the so called "next state method" (c.f. Zsom Vol II)


# **INTRODUCTORY EXAMPLES**


Control of an alarm system - role of memory


Two-flip-flop circuit - designing with next-state









































COMPA			ENT DESIG	GNS
Flip-flop:	D	D	JK	JK
Logic:	AND-OR	XOR	AND-OR	XOR
Pin count:	20	16	28	15
Gate count:	9	7	11	7
				19


# SYNTHESIS OF SYNCHRONOUS CIRCUITS: GENERAL PROCEDURE (EMPHASIS)


- 1. Constructing the state transition diagram.
- 2. Selection or specifying the encoding of the states.
- 3. Constructing the state transition tables. It gives for each cycle the next-state of each flip-flop in the function of the previous states of all flip-flops and in the function of the control conditions (up/down).
- 4. Selection or specifying the type of flip-flop used in the implementation. Excitation table of the flip-flop type.
- 5. Determination of the logic functions of the control input(s) of each flip-flop. Performing the necessary or appropriate minimization.
- 6. Selection of the types of logic gates to be used and implementation of the feedback/control network.



















# THE NUMBER OF INTERNAL STATES AND THEIR ENCODING


- Total number of internal states: seven
- Three flip-flops (Q<sub>1</sub>, Q<sub>2</sub>, Q<sub>3</sub>) are necessary and enough for the encoding.
- The actual state encoding greatly influences the complexity and structure of the network.
- Here we use the final (optimal) state encoding.





				FUN	<b>NCT</b>	ION				
:	n-edik ütem					(n+1)-edik ütem				7
1	1 X	<b>Q</b> <sub>1</sub>	<b>Q</b> <sub>2</sub>	$Q_3$	qn	q <sup>n+1</sup>	<b>Q</b> <sub>1</sub>	$\mathbf{Q}_2$	$Q_3$	Z
0		0	0	0	a	b	0	1	0	x
1		0	0	1	a	b	0	1	0	X
2	0	0	1	0	b	d	1	1	0	x
3		0	1	1	c	e	1	1	1	x
4		1	0	0	f	a	0	0	х	0
5		1	0	1	g	a	0	0	х	1
6		1	1	0	d	f	1	0	0	x
7		1	1	1	e	g	1	0	1	x


STAT	EF	UN	-	ON UN	-		THE	οι	JTP	UT
		n-edik ütem					(n+1)-edik ütem			
i	Χ	<b>Q</b> <sub>1</sub>	<b>Q</b> <sub>2</sub>	<b>Q</b> <sub>3</sub>	qn	q <sup>n+1</sup>	$\mathbf{Q}_1$	<b>Q</b> <sub>2</sub>	<b>Q</b> <sub>3</sub>	Z
8		0	0	0	a	с	0	1	1	х
9		0	0	1	a	с	0	1	1	x
10		0	1	0	b	e	1	1	1	x
11		0	1	1	c	d	1	1	0	x
12	1	1	0	0	f	a	0	0	X	1
13		1	0	1	g	a	0	0	X	0
14		1	1	0	d	g	1	0	1	x
15		1	1	1	e	f	1	0	0	x



















#### IMPLEMENTATION ALTERNATIVE USING D FLIP-FLOPS


$$D_1 = Q_2 \qquad \qquad D_2 = Q_1$$

 $D_3 = X \overline{Q}_1 + X \overline{Q}_3 + \overline{X} Q_1 Q_2$ 

Due to the "clever" sate encoding, the control of the two flipflops acting as the cycle counter corresponds to the usual one. However the control network of the third flip-flop is somewhat more complex than in the former implementation.











	ST	ATE	TRA	NSIT	ION	TAB	LE	
Minterm	Q3 <sup>n</sup>	Q2 <sup>n</sup>	Q1 <sup>n</sup>	Q0 <sup>n</sup>	Q3 <sup>n+1</sup>	Q2 n+1	Q1 <sup>n+1</sup>	Q0 n+1
index					D3	D2	D1	D0
0	0	0	0	0	0	0	0	1
1	0	0	0	1	0	0	1	1
3	0	0	1	1	0	0	1	0
2	0	0	1	0	0	1	1	0
6	0	1	1	0	0	1	1	1
7	0	1	1	1	0	1	0	1
5	0	1	0	1	0	1	0	0
4	0	1	0	0	1	1	0	0
12	1	1	0	0	1	1	0	1
13	1	1	0	1	1	1	1	1
15	1	1	1	1	1	1	1	0
14	1	1	1	0	1	0	1	0
10	1	1	1	0	1	0	1	1
11	1	1	1	1	1	0	0	1
9	1	1	0	1	1	0	0	0
8	1	0	0	0	0	0	0	0


Г




















### 4-BIT BI-DIRECTIONAL GRAY CODE COUNTER


Features of design provided by one of the students of my previous course.

Compared designs using D or T flip-flops.

Using T flip-flops, some several common terms could be realized by XOR gate or XOR gate and inverter, leading to further simplification of the feedback circuit.

Complexity: 16 NAND gates (2,3 or 4 inputs), 2 XOR gates and 2 inverters.

Estimated the maximum clock frequency of the counter when using high speed CMOS logic components.



# SUGGESTED PROBLEM

Design a 3-bit counter that will count in the sequence 000, 010, 011, 101, 110,111, and repeat the sequence. The counter has two unused states. These are 001 and 100. Implement the counter as a self-correcting such that if the counter happens to be one of the unused states (001 or 100) upon power-up or due to error, the next clock pulse puts it in one of the valid states and the counter provides the correct output. Use T flip-flops. Note that the initial states of the flip-flops are unpredictable when power is turned ON. Therefore, all the unused (don't care) states of the counter should be checked to ensure that the counter eventually goes into the desirable counting sequence. This is called a self-correcting counter.

