## **DIGITAL TECHNICS II** Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute **10. LECTURE: ARITHMETIC CIRCUITS** 2nd (Spring) term 2017/2018 1





## ARITHMETIC CIRCUITS: BASIC BUILDING BLOCKS

We will discuss those combinational logic building blocks that can be used to perform addition and subtraction operations on binary numbers. Addition and subtraction are the two most commonly used arithmetic operations, as the other two, namely multiplication and division, are respectively the processes of repeated addition and repeated subtraction.

We will begin with the basic building blocks that form the basis of all hardware used to perform the aforesaid arithmetic operations on binary numbers. These include *half-adder, full adder, half-subtractor, full subtractor* and *controlled inverter*.









## HALF- AND FULL SUBTRACTOR

The subtraction of two given binary numbers can be carried out by adding 2's complement of the subtrahend to the minuend. This allows us to do a subtraction operation with adder circuits.

However, we will also briefly look at the counterparts of half-adder and full adder circuits in the *half-subtractor* and *full subtractor* for direct implementation of subtraction operations using logic gates.





















The full adder is for adding two operands that are only one bit wide. To add two operands that are, say four bits wide, we connect four full adders together in series. The resulting circuit is called a ripple carry adder for adding two 4-bit operands.



The ripple-carry adder is slow because the carry-in for each full adder is dependent on the carry-out signal from the previous FA. So before  $FA_i$  can output valid data, it must wait for  $FA_{i-1}$  to have valid data.



## **CONTROLLED INVERTER**

A *controlled inverter* is needed when an adder is to be used as a subtractor. Subtraction is addition of the 2's complement of the subtrahend to the minuend. Thus, the first step towards implementation of a subtractor is to determine the 2's complement of the subtrahend. And for this, one needs firstly to find 1's complement. A controlled inverter is used to find 1's complement. A one-bit controlled inverter is a two-input EX-OR gate with one of its inputs treated as a control input.





















### 15























## <text><text><text><text><text>

## **BCD ADDITION**

A BCD adder is used to perform the addition of BCD numbers. A BCD digit can have any of the ten possible four-bit binary representations, that is, 0000, 0001, , 1001, the equivalent of decimal numbers 0, 1, ... , 9.

When we set out to add two BCD digits and we assume that there is an input carry too, the highest binary number that we can get is the equivalent of decimal number 19 (9+9+1). This binary number is going to be  $(10011)_{bin}$ . On the other hand, if we do BCD addition, we would expect the answer to be  $(0001\ 1001)_{BCD}$ . And if we restrict the output bits to the minimum required, the answer in BCD would be  $(1\ 1001)_{BCD}$ .

## ADDITION IN NORMAL BCD (8421) CODE

If the sum of two tetrades is not larger than 9, the result is valid, no correction is necessary.

If the sum of two tetrades is larger than 9, (decimal carry and illegal codeword or pseudotetrade is generated) the result is valid only in binary system and not in BCD. The necessary correction is to add decimal 6 or i.e. binary 0110 to the actual tetrade.

The correction should be performed beginning form the least significant tetrade and going upwards step-by-step.

44







# <section-header><section-header><text><text><text>



## **MULTIPLIERS**

A binary multiplier is an electronic circuit used in digital electronics, such as a computer, to multiply two binary numbers.

A variety of computer arithmetic techniques can be used to implement a digital multiplier. Most techniques involve computing a set of partial products, and then summing the partial products together. This process is similar to the method taught to primary school children for conducting long multiplication on base-10 integers, but has been modified here for application to a base-2 (binary) numeral system.

The first stage of most multipliers involves generating the partial products which is nothing but an array of AND gates. An n-bit by n-nit multiplier requires n<sup>2</sup> AND gates for partial product generation.

The partial products are then added to give the final results.

COMBINATIONAL MULTIPLIER											
Partial Product Accumulation											
				A3	A2	A1	A0				
			_	B3	B2	B1	B0				
				A3 B0	A2 B0	A1 B0	A0 B0				
			A3 B1	A2 B1	A1 B1	A0 B1					
		A3 B2	A2 B2	A1 B2	A0 B2						
	A3 B3	A2 B3	A1 B3	A0 B3							
<b>S</b> 7	S6	S5	S4	S3	S2	S1	S0				











	OPI	ERA	TIC	ON C	OF 1	ΉE	MU	LTI	PLII	ER		
Multiplicand 1 1 0 1 Mutiplier 0 1 0 1												
	8	7	6	5	4	3	2	1	0			
	0	0	0	0	0	0	1	0	1			
	0	1	1	0	1	0	1	0	1	ADD		
	0	0	1	1	0	1	0	1	0	SHIFT		
	0	0	0	1	1	0	1	0	1	SHIFT		
	1	0	0	0	0	0	1	0	1	ADD		
	0	1	0	0	0	0	0	1	0	SHIFT		
	0	0	1	0	0	0	0	0	1	SHIFT		
13	x 5	= 65										









## MULTIPLICATION: NEGATIVE NUMBERS

The basic school method of multiplication handles the sign with a separate rule ("+ with + yields +", "+ with - yields -", etc.). Modern computers embed the sign of the number in the number itself, usually in the two's complement representation. That forces the multiplication process to be adapted to handle two's complement numbers, and that complicates the process a bit more. Similarly, processors that use one's complement sign-and-magnitude, IEEE-754 or other binary representations require specific adjustments to the multiplication process.

## **MULTIPLICATION: SPEEDING IT UP**

Older multiplier architectures employed a shifter and accumulator to sum each partial product, often one partial product per cycle, trading off speed for die area.

Modern multiplier architectures use the *Baugh-Wooley algorithm*, *Wallace tree* or *Dadda* to add the partial products together in a single cycle. The performance of the *Wallace tree* implementation is sometimes improved by modified *Booth encoding* one of the two multiplicands, which reduces the number of partial products that must be summed.

## FULL ADDER IMPLEMENTED IN CMOS

The simplest forms of the sum and carry function are (written in a form appropriate to CMOS implementation)

## $S = \overline{C}(A \overline{B} + \overline{A} B) + C(A B + \overline{A} \overline{B})$

## $C_{out} = A B + C(A + B)$

This is easily implemented using standard CMOS principles. The total transistor count is 34.

The disadvantage is that the circuit uses the negated values of the inputs too. So three extra inverters, i.e. 6 transisotors are needed additionally.











