Assessment and subject description

Óbuda Universi		Tla atria	al En ain		Tree	~+:+	to of	M.			1 T.	h 1
Kandó Kálmán F			-	-			ite of	MIC	roelec	tronic		echnology
Subject name an				I KEXDT2	ABN	NE					Crec	lits: 3+3
Full-time, Sprin	g Semest	er 2018	/2019									
Course: BSc in I				Teaching	-							
Responsible:		Dr. Kovács Balázs,				Dr. Bálint Pődör, CSc						
	CSc,		staff:	(ho	(honorary) full professe			sor				
	associat	e profe	ssor									
Prerequisites:		<u> </u>	technics	s I								
Contact hours	Lecture			iscussion: 1	1	La	b hou	ırs [.] (Tutorial	· 0
per week:	20000		crass a		-						1 000110	
Assessment and	avom											
	exam											
evaluation:			0	1 1	•							
			Si	ibject desc	rip	tion	1					
Aims:						_						
This course will g												
algebra to micropr												
digital technics, wi												
semester lectures,												
solid knowledge a	nd suffici	ent profi	ciency ir	n the function	oning	g, o	perati	ion, c	lesign	and a	pplication	ns of digit
systems.												
Topics to be cove												
Sequential circuits,												
sequential circuits,												
registers, counters.	Logic circ	cuit gene	rotions or	1 C	2020							
Linelan (TTI DOI												
		MOS). P	rogramm	able logic de	evice	es. A	Arithn	netic	circuits	s, com	binationa	al and
sequential. Semico	nductor m	MOS). P. emories,	rogramm	able logic de	evice	es. A	Arithn	netic	circuits	s, com	binationa	al and
sequential. Semico	nductor m	MOS). P. emories,	rogramm propertie	able logic de	evice	es. A	Arithn	netic	circuits	s, com , arith	binationa metic log	al and ic units,
	nductor m es, interrup	MOS). P emories, pt.	rogramm propertie Topics	able logic de es, addressin	evice g. M	es. A Aicro	Arithm	netic essor	circuits basics	s, com , arith	binationa	al and
sequential. Semico datapaths, interface	nductor m es, interrup	MOS). P emories, pt.	rogramm propertie Topics	able logic de es, addressin	evice g. M	es. A Aicro	Arithm	netic essor	circuits basics	s, com , arith	binationa metic log	al and ic units,
sequential. Semico datapaths, interface	nductor m es, interrup rcuits, fund	MOS). P lemories, ot. damental	rogramm propertie Topics	able logic de es, addressin	g. M	es. A Aicro Stat	Arithm oproce	netic essor	circuits basics	s, com , arith	binationa metic log	al and ic units,
sequential. Semico datapaths, interface Sequential logic cir	nductor m es, interrup rcuits, fund ion diagram	MOS). P emories, ot. damental ms. Asyn	rogramm propertie Topics concepts	able logic de es, addressin s and propert	ties.	es. A Aicro Stat us oj	Arithm oproce te tran peratio	netic essor nsition on.	circuits basics n	s, com , arith	binationa metic log	al and ic units,
sequential. Semico datapaths, interface Sequential logic cir tables, state transiti Elementary sequen	nductor m es, interrup rcuits, fund ion diagran tial circuit	MOS). P emories, ot. damental ms. Asyn ts: flip-fl	rogramm propertie Topics concepts chronous ops. RS, 3	able logic de es, addressin s and propert s and synchro IK, D, G-D,	ties. and	es. A Aicro Stat us oj	Arithm oproce te tran peration ype fli	netic essor nsition on. ip-flo	circuits basics n	s, com , arith	binationa metic log	al and ic units, Lessons 2 2 2
sequential. Semico datapaths, interface Sequential logic cin tables, state transiti Elementary sequen Elementary sequen	nductor m es, interrup rcuits, fund ion diagran tial circuit tial circuit	MOS). P emories, ot. damental ms. Asyn ts: flip-flo	rogramm propertie Topics concepts ochronous ops. RS, .	able logic de es, addressin s and propert and synchro IK, D, G-D, IK, D, G-D,	ties. and	es. A Aicro Stat us oj T ty T ty	Arithm oproce te tran peration ype fli	netic essor nsition on. ip-flo	n ps I. ps I.	s, com , arith	binationa metic log	al and ic units, Lessons 2
sequential. Semico datapaths, interface Sequential logic cin tables, state transiti Elementary sequen Elementary sequen Sequential function	nductor m es, interrup rcuits, fund ion diagran tial circuit tial circuit nal blocks:	MOS). P emories, ot. damental ms. Asyn ts: flip-flo	rogramm propertie Topics concepts ochronous ops. RS, .	able logic de es, addressin s and propert and synchro IK, D, G-D, IK, D, G-D,	ties. and	es. A Aicro Stat us oj T ty T ty	Arithm oproce te tran peration ype fli	netic essor nsition on. ip-flo	n ps I. ps I.	s, com , arith	binationa metic log	al and ic units, Lessons 2 2 2
sequential. Semico datapaths, interface Sequential logic cir tables, state transiti Elementary sequen Elementary sequen Sequential functior synchronous count	nductor m es, interrup reuits, fund ion diagran tial circuit tial circuit nal blocks: ers I.	MOS). P eemories, ot. damental ms. Asyn ts: flip-fle ts: flip-fle registers	Topics Topics concepts ops. RS, . ops. RS, . s, register	able logic de es, addressin s and propert and synchro JK, D, G-D, JK, D, G-D,	ties. and ters,	es. A Aicro Stat us oj T ty T ty , asy	Arithm oproce te tran perativy ype fli ype fli ynchro	netic essor nsitio on. ip-flo pnous	n ops I. and	s, com , arith	binationa metic log	al and ic units, 2 2 2 2
sequential. Semico datapaths, interface Sequential logic cin tables, state transiti Elementary sequen Elementary sequen Sequential function synchronous count Sequential function	nductor m es, interrup reuits, fund ion diagran tial circuit tial circuit nal blocks: ers I. nal blocks:	MOS). P eemories, ot. damental ms. Asyn ts: flip-fle ts: flip-fle registers	Topics Topics concepts ops. RS, . ops. RS, . s, register	able logic de es, addressin s and propert and synchro JK, D, G-D, JK, D, G-D,	ties. and ters,	es. A Aicro Stat us oj T ty T ty , asy	Arithm oproce te tran perativy ype fli ype fli ynchro	netic essor nsitio on. ip-flo pnous	n ops I. and	s, com , arith	binationa metic log	al and ic units, 2 2 2 2
sequential. Semico datapaths, interface Sequential logic cin tables, state transiti Elementary sequen Elementary sequen Sequential function synchronous count Sequential function	nductor m es, interrup reuits, fund ion diagran tial circuit tial circuit nal blocks: ers I. nal blocks: ers II.	MOS). P emories, ot. damental <u>ms. Asyn</u> ts: flip-fle ts: flip-fle registers	rogramm propertie Topics concepts chronous ops. RS, 3 ops. RS, 3 s, register s, register	able logic de es, addressin s and propert and synchro JK, D, G-D, JK, D, G-D, -based coun	ties. and and ters, ters,	es. A Aicro Stat us oj T ty T ty , asy	Arithm oproce te tran perati- ype fli ype fli ynchro	netic essor nsition on. ip-flo pnous	n pps I. pps II. and and	s, com , arith	binationa metic log	l and ic units, 2 2 2 2 2 2 2 2 2 2
sequential. Semico datapaths, interface Sequential logic cin tables, state transiti Elementary sequen Elementary sequen Sequential functior synchronous count Sequential functior synchronous count Analysis and synth	nductor m es, interrup rcuits, fund ion diagran tial circuit tial circuit nal blocks: ers I. nal blocks: ers II. ess II.	MOS). P eemories, ot. damental ms. Asym ts: flip-fle ts: flip-fle registers registers uuential c	Topics Topics concepts ops. RS, . ops. RS, . s, register s, register	able logic de es, addressin and propert and synchro JK, D, G-D, JK, D, G-D, -based coun -based coun ynthesis bas	ties. and ters, ters,	es. A Aicro Stat us o T ty T ty , asy , asy	te tran perati- ype fli ype fli ynchro ext sta	netic essor on. ip-flo pnous onous	n ops I. ops II. and and bles.	s, com , arith	binationa metic log	Lessons 2 2 2 2 2 2 2 2
sequential. Semico datapaths, interface Sequential logic cin tables, state transiti Elementary sequen Elementary sequen Sequential functior synchronous count Analysis and synth Synthesis of synch	nductor m es, interrup rcuits, fund ion diagran tial circuit tial circuit nal blocks: ers I. nal blocks: ers II. ess II.	MOS). P eemories, ot. damental ms. Asym ts: flip-fle ts: flip-fle registers registers uuential c	Topics Topics concepts ops. RS, . ops. RS, . s, register s, register	able logic de es, addressin and propert and synchro JK, D, G-D, JK, D, G-D, -based coun -based coun ynthesis bas	ties. and ters, ters,	es. A Aicro Stat us o T ty T ty , asy , asy	te tran perati- ype fli ype fli ynchro ext sta	netic essor on. ip-flo pnous onous	n ops I. ops II. and and bles.	s, com , arith	binationa metic log	l and ic units, 2 2 2 2 2 2 2 2 2 2 2 2 2 2
sequential. Semico datapaths, interface Sequential logic cin tables, state transiti Elementary sequen Elementary sequen Sequential function synchronous count Analysis and synth Synthesis of synch- counter.	nductor m es, interrup reuits, fund ion diagran tial circuit tial circuit nal blocks: ers I. nal blocks: ers II. esis of seq ronous sec	MOS). P emories, ot. damental ms. Asyn ts: flip-flo ts: flip-flo registers registers uential c quential c	rogramm propertie Topics concepts chronous ops. RS, 3 ops. RS, 3 ops. RS, 3 ops. RS, 3 ops. RS, 3 ops. RS, 3 ops. RS, 4 ops. 2 ops. RS, 4 ops. 2 ops. 2 op	able logic de es, addressin s and propert s and synchro IK, D, G-D, IK, D, G-D, -based coun -based coun ynthesis base -bit parity ch	ties. and and ters, ed o neck	es. A Aicro Stat us oj T ty T ty , asy , asy	te tran perati- ype fli ype fli ynchro vnchro ext sta 4-bit (netic essor on. ip-flc ip-flc onous nete tal Gray	n pps I. pps I. and and bles. code	s, com , arith	binationa metic log	l and ic units, 2 2 2 2 2 2 2 2 2 2
sequential. Semico datapaths, interface Sequential logic cin tables, state transiti Elementary sequen Sequential function synchronous count Analysis and synth Synthesis of synch- counter. Logic circuits I. Ba	nductor m es, interrup reuits, fund ion diagran tial circuit tial circuit nal blocks: ers I. nal blocks: ers II. esis of sec ronous sec	MOS). P emories, ot. damental ms. Asyn ts: flip-flo ts: flip-flo registers registers uential c quential c ples (logi	Topics Topics Concepts chronous ops. RS, . ops. RS, . s, register s, register circuits. S circuits: 4 c familie	able logic de es, addressin s and propert and synchro IK, D, G-D, IK, D, G-D, -based coun -based coun ynthesis bas -bit parity ch s, inverter).	ties. and and ters, ed o neck	es. A Aicro Stat us oj T ty T ty , asy , asy , asy S cin	te tran perati- ype fli ype fli ynchro ext sta 4-bit (netic nsitio on. ip-flc ip-flc onous nate tal Gray	n ps I. ps I. and and bles. code	s, com , arith	binationa metic log	Lesson 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
sequential. Semico datapaths, interface Sequential logic cin tables, state transiti Elementary sequen Sequential function synchronous count Analysis and synth Synthesis of synch counter. Logic circuits I. Ba logic, principles, C	nductor m es, interrup rcuits, fund ion diagran tial circuit tial circuit nal blocks: ers I. esis of seq ronous sec usic princip MOS tech	MOS). P emories, ot. damental ms. Asym ts: flip-fle ts: flip-fle registers registers uential c ples (logi unology. 1	Topics Topics concepts chronous ops. RS, 1 ops. RS, 1 ops. RS, 1 s, register s, register circuits. S circuits: 4 c familie Basic CM	able logic de es, addressin s and propert and synchro JK, D, G-D, JK, D, G-D, -based coun -based coun ynthesis base -bit parity ch s, inverter). I IOS gates, p	ties. onou and and ters, ters, ed o neck MOS	es. A Aicro Stat us o T ty T ty , asy , asy on ne ker, 4 S cir trans	te tran perati- ype fli ype fli ynchro mchro ext sta 4-bit (rcuits. sistor	netic essor on. ip-flc ip-flc onous ate tal Gray	n ps I. ps I. s and bles. code	s, com , arith	binationa metic log	l and ic units, 2 2 2 2 2 2 2 2 2 2 2 2 2 2
sequential. Semico datapaths, interface Sequential logic cin tables, state transiti Elementary sequen Elementary sequen Sequential function synchronous count Analysis and synth Synthesis of synch counter. Logic circuits I. Ba logic, principles, C Logic circuits II. L	nductor m es, interrup rcuits, fund ion diagran tial circuit tial circuit nal blocks: ers I. esis of seq ronous sec usic princip MOS tech	MOS). P emories, ot. damental ms. Asym ts: flip-fle ts: flip-fle registers registers uential c ples (logi unology. 1	Topics Topics concepts chronous ops. RS, 1 ops. RS, 1 ops. RS, 1 s, register s, register circuits. S circuits: 4 c familie Basic CM	able logic de es, addressin s and propert and synchro JK, D, G-D, JK, D, G-D, -based coun -based coun ynthesis base -bit parity ch s, inverter). I IOS gates, p	ties. onou and and ters, ters, ed o neck MOS	es. A Aicro Stat us o T ty T ty , asy , asy on ne ker, 4 S cir trans	te tran perati- ype fli ype fli ynchro mchro ext sta 4-bit (rcuits. sistor	netic essor on. ip-flc ip-flc onous ate tal Gray	n ps I. ps I. s and bles. code	s, com , arith	binationa metic log	l and ic units, 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
sequential. Semico datapaths, interface Sequential logic cin tables, state transiti Elementary sequen Elementary sequen Sequential function synchronous count Analysis and synth Synthesis of synch counter. Logic circuits I. Ba logic, principles, C Logic circuits II. L technology.	nductor m es, interrup rcuits, fund ion diagran tial circuit tial circuit nal blocks: ers I. ers II. esis of seq ronous sec sic princip MOS tech ogic circuit	MOS). P emories, ot. damental ms. Asym ts: flip-fle ts: flip-fle registers registers quential c quential c ples (logi nology. 1 it general	Topics Topics Concepts concepts ops. RS, . ops. RS, . ops. RS, . s, register s, register circuits. S circuits: 4 c familie Basic CM tion and f	able logic de es, addressin s and propert and synchro JK, D, G-D, JK, D, G-D, -based coun -based coun ynthesis base -bit parity ch s, inverter). I IOS gates, pr amilies. Bip	ties. and and ters, ed o neck MOS ass t	es. A Micro Stat us oj T ty , asy , asy , asy S cin trans cer, 2	te tran peration ype fli ype fli ynchroc ext sta 4-bit (rcuits. sistor I TTL	netic essor on. ip-flc ip-flc onous ate tal Gray . CM logic . Sch	n ps I. ps I. s and bles. code	s, com , arith	binationa metic log	Lesson 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
sequential. Semico datapaths, interface Sequential logic cin tables, state transiti Elementary sequen Elementary sequen Sequential functior synchronous count Analysis and synth Synthesis of synch counter. Logic circuits I. Ba logic, principles, C Logic circuits II. L technology. Logic circuits III. F	nductor m es, interrup reuits, fund ion diagran tial circuit tial circuit nal blocks: ers I. nal blocks: ers II. esis of sec ronous sec usic princip MOS tech ogic circuit	MOS). P eemories, ot. damental ms. Asym ts: flip-fle registers registers quential c quential c ples (logi it generat	Topics Topics concepts concepts chronous ops. RS, 3 ops. RS, 3 ops. RS, 3 ops. RS, 3 ops. RS, 3 ops. RS, 4 concepts concepts ops. RS, 3 ops. RS, 4 ops. RS	able logic de es, addressin s and propert and synchro JK, D, G-D, JK, D, G-D, -based coun -based coun ynthesis bass -bit parity cl s, inverter). J IOS gates, pr families. Bip	ties. and and ters, ed o neck MOS ass t	es. A Micro Stat us oj T ty , asy , asy , asy S cin trans cer, 2	te tran peration ype fli ype fli ynchroc ext sta 4-bit (rcuits. sistor I TTL	netic essor on. ip-flc ip-flc onous ate tal Gray . CM logic . Sch	n ps I. ps I. s and bles. code	s, com , arith	binationa metic log	Lessons 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
sequential. Semico datapaths, interface Sequential logic cin tables, state transiti Elementary sequen Elementary sequen Sequential functior synchronous count Analysis and synth Synthesis of synch counter. Logic circuits I. Ba logic, principles, C Logic circuits II. L technology. Logic circuits III. F	nductor m es, interrup reuits, fund ion diagran tial circuit tial circuit nal blocks: ers I. nal blocks: ers II. esis of sec ronous sec usic princip MOS tech ogic circuit	MOS). P eemories, ot. damental ms. Asym ts: flip-fle registers registers quential c quential c ples (logi it generat	Topics Topics concepts concepts chronous ops. RS, 3 ops. RS, 3 ops. RS, 3 ops. RS, 3 ops. RS, 3 ops. RS, 4 concepts concepts ops. RS, 3 ops. RS, 4 ops. RS	able logic de es, addressin s and propert and synchro JK, D, G-D, JK, D, G-D, -based coun -based coun ynthesis bass -bit parity cl s, inverter). J IOS gates, pr families. Bip	ties. and and ters, ed o neck MOS ass t	es. A Micro Stat us oj T ty , asy , asy , asy S cin trans cer, 2	te tran peration ype fli ype fli ynchroc ext sta 4-bit (rcuits. sistor I TTL	netic essor on. ip-flc ip-flc onous ate tal Gray . CM logic . Sch	n ps I. ps I. s and bles. code	s, com , arith	binationa metic log	l and ic units, 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
sequential. Semico datapaths, interface Sequential logic cin tables, state transiti Elementary sequen Elementary sequen Sequential functior synchronous count Analysis and synth Synthesis of synch counter. Logic circuits I. Ba logic, principles, C Logic circuits II. L technology. Logic circuits III. I evaluation of differ	nductor m es, interrup reuits, fundion diagran tial circuit tial circuit tal blocks: ers I. nal blocks: ers II. esis of seq ronous sec sic princip MOS tech ogic circuit BiCMOS c	MOS). P eemories, ot. damental ms. Asym ts: flip-flo ts:	Topics Topics Concepts chronous ops. RS, . ops. RS, . ops. RS, . s, register s, register circuits. S circuits. S circuits: 4 c familie Basic CM tion and f ECL circu nd techno	able logic de es, addressin s and propert and synchro IK, D, G-D, IK, D, G-D, IK, D, G-D, -based coun -based coun -bit parity cl s, inverter). I IOS gates, pr families. Bip nits. General plogies.	ties. onou and and ters, ters, ed o neck MOS ass t olar	es. A Micro Stat us oj T ty T ty , asy , asy , asy S cin trans cer, 2 S cin trans cer, 2	Arithm poproce te tran perati- ype fli ype fli ynchro vnchro ext sta 4-bit (rcuits. sistor I TTL ison a	netic essor on. ip-flo ip-flo onous onous . CM logic . Sch and	n ps I. ps I. s and bles. code OS	s, com , arith	binationa metic log	Lessons 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
sequential. Semico datapaths, interface Sequential logic cin tables, state transiti Elementary sequen Elementary sequen Sequential function synchronous count Analysis and synth Synthesis of synch counter. Logic circuits I. Ba logic, principles, C Logic circuits II. L technology. Logic circuits III. I evaluation of differ Semiconductor me	nductor m es, interrup rcuits, fund ion diagran tial circuit tial circuit nal blocks: ers I. ers I. esis of sec ronous sec asic princip <u>MOS tech</u> ogic circui BiCMOS c mories. Cl	MOS). P emories, ot. damental ms. Asym ts: flip-flo ts: flip-flo ts: flip-flo registers registers registers registers uential c ples (logi nology. 1 it general circuits, H circuits a lassificati	Topics Topics Concepts chronous ops. RS, 1 ops. RS, 1 o	able logic de es, addressin s and propert and synchro JK, D, G-D, JK, D, G-D, -based coun -based coun -bit parity ch s, inverter). J IOS gates, pro- families. Bip nologies, pro-	ties. onou and ters, ed o neck MOS ass t olar con	es. A Micro Stat us oj T ty , asy , asy , asy on ne cer, 4 S cin trans cer, 4 S cin trans cer, 4	te tran perativype fli ype fli ynchro ext sta 4-bit (rcuits. sistor I TTL ison a	netic essor on. ip-flc pnous ate tal Gray . CM logic . Sch and	n ps I. ps I. ps II. and bles. code OS ottky	s, com , arith	binationa metic log	l and ic units, 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
sequential. Semico datapaths, interface Sequential logic cin tables, state transiti Elementary sequen Elementary sequen Sequential function synchronous count Analysis and synth Synthesis of synch counter. Logic circuits I. Ba logic, principles, C Logic circuits II. L technology. Logic circuits III. I evaluation of differ Semiconductor me Microprocessors I.	nductor m es, interrup rcuits, fund ion diagran tial circuit tial circuit nal blocks: ers I. ers I. esis of seq ronous sec asic princip MOS tech ogic circuit BiCMOS c rent logic o Carry-loo	MOS). P emories, ot. damental ms. Asym ts: flip-fle ts: flip-fle registers registers registers quential c ples (logi nology. 1 it generat circuits, flip-fle tassification k ahead a	Topics Topics Concepts concepts ops. RS, . ops. RS, . ops. RS, . ops. RS, . s, register s, register circuits. S circuits: 4 c familie Basic CM tion and f ECL circu nd techno ion, techn and carry	able logic de es, addressin, s and propert and synchro JK, D, G-D, JK, D, G-D, -based coun -based coun -based coun ynthesis base -bit parity ch s, inverter). I IOS gates, pro amilies. Bip hits. General blogies. nologies, pro select adder	ties. onou and ters, ed o neck MOS ass t olar com	es. A Micro Stat us oj T ty , asy , asy on ne cer, 4 S ciu trans cer, 4 S ciu trans cand npar	Arithm oproce te tran perativy ype fli ype fli ynchro ext sta 4-bit (rcuits. sistor I TTL ison a and ap lel mu	netic essor on. ip-flc pnous onous ate tal Gray . CM logic . Sch and oplica	n pps I. pps I. pps II. and bles. code OS cottky attions. ers.		binationa metic log	Lessons 2
sequential. Semico datapaths, interface Sequential logic cin tables, state transiti Elementary sequen Elementary sequen Sequential function synchronous count Analysis and synth Synthesis of synch counter. Logic circuits I. Ba logic, principles, C Logic circuits II. L technology. Logic circuits III. I evaluation of differ Semiconductor me Microprocessors I. Series arithmetic ci	nductor m es, interrup rcuits, fund ion diagran tial circuit tial circuit nal blocks: ers I. ers I. esis of seq ronous sec asic princip MOS tech ogic circuit BiCMOS c rent logic o Carry-loo	MOS). P emories, ot. damental ms. Asym ts: flip-fle ts: flip-fle registers registers registers quential c ples (logi nology. 1 it generat circuits, flip-fle tassification k ahead a	Topics Topics Concepts concepts ops. RS, . ops. RS, . ops. RS, . ops. RS, . s, register s, register circuits. S circuits: 4 c familie Basic CM tion and f ECL circu nd techno ion, techn and carry	able logic de es, addressin, s and propert and synchro JK, D, G-D, JK, D, G-D, -based coun -based coun -based coun ynthesis base -bit parity ch s, inverter). I IOS gates, pro amilies. Bip hits. General blogies. nologies, pro select adder	ties. onou and ters, ed o neck MOS ass t olar com	es. A Micro Stat us oj T ty , asy , asy on ne cer, 4 S ciu trans cer, 4 S ciu trans cand npar	Arithm oproce te tran perativy ype fli ype fli ynchro ext sta 4-bit (rcuits. sistor I TTL ison a and ap lel mu	netic essor on. ip-flc pnous onous ate tal Gray . CM logic . Sch and oplica	n pps I. pps I. pps II. and bles. code OS cottky attions. ers.		binationa metic log	l and ic units, 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
sequential. Semico datapaths, interface Sequential logic cin tables, state transiti Elementary sequen Elementary sequen Sequential function synchronous count Analysis and synth Synthesis of synch counter. Logic circuits I. Ba logic, principles, C Logic circuits II. L technology. Logic circuits III. I evaluation of differ Semiconductor me Microprocessors I. Series arithmetic ci properties.	nductor m es, interrup reuits, fund ion diagran tial circuit tial circuit nal blocks: ers I. nal blocks: ers II. esis of seq ronous sec sic princip MOS tech ogic circuit BiCMOS c rent logic c mories. Cl Carry-loo ircuits: ado	MOS). P emories, ot. damental ms. Asym ts: flip-fle registers registers quential c quential c ples (logi nology. 1 it generat circuits, F circuits a lassificat k ahead a ders and	Topics Topics Concepts I concepts I concepts	able logic de es, addressin, s and propert and synchro JK, D, G-D, JK, D, G-D, -based coun -based coun -based coun -bit parity cl s, inverter). I IOS gates, pro families. Bip -bits. General plogies, pro select adder rs. Arithmeti	evice g. M ties. onou and ters, and ters, ters, ed o neck MO ass t olar con	es. A Micro Stat us of T ty T ty , asy , asy on ne cer, 2 S cin trans c and mpar ties a arall ogic 1	Arithm oproce te tran perati- ype fli ype fli ynchro ext sta 4-bit (rcuits, sistor I TTL ison a and ap lel mu unit: s	netic essor insition on. ip-flc ip-flc onous onous ate tal Gray . CM logic . Sch and opplica	n pps I. pps I. and and bles. code OS ottky utions. ers. ure and	s, com	binationa metic log	l and ic units, 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
sequential. Semico datapaths, interface Sequential logic cin tables, state transiti Elementary sequen Sequential functior synchronous count Analysis and synth Synthesis of synch counter. Logic circuits I. Ba logic, principles, C Logic circuits II. L technology. Logic circuits III. I evaluation of differ Semiconductor me Microprocessors I. Series arithmetic ci properties.	nductor m es, interrup reuits, fund ion diagran tial circuit tial circuit tal blocks: ers I. nal blocks: ers II. esis of seq ronous sec sic princip MOS tech ogic circui BiCMOS c rent logic o ronies. Cl Carry-loo ircuits: ado	MOS). P eemories, ot. damental ms. Asym ts: flip-fle registers registers quential c quential c ples (logi inology. 1 it general circuits, E circuits a lassificati k ahead a ders and	Topics Topics Concepts I concepts I concepts	able logic de es, addressin, s and propert and synchro JK, D, G-D, JK, D, G-D, -based coun -based coun -based coun -bit parity cl s, inverter). I IOS gates, pro families. Bip -bits. General plogies, pro select adder rs. Arithmeti	evice g. M ties. onou and ters, and ters, ters, ed o neck MO ass t olar con	es. A Micro Stat us of T ty T ty , asy , asy on ne cer, 2 S cin trans c and mpar ties a arall ogic 1	Arithm oproce te tran perati- ype fli ype fli ynchro ext sta 4-bit (rcuits, sistor I TTL ison a and ap lel mu unit: s	netic essor insition on. ip-flc ip-flc onous onous ate tal Gray . CM logic . Sch and opplica	n pps I. pps I. and and bles. code OS ottky utions. ers. ure and	s, com	binationa metic log	Lessons 2
sequential. Semico datapaths, interface Sequential logic cin tables, state transiti Elementary sequen Elementary sequen Sequential functior synchronous count Analysis and synth Synthesis of synch counter. Logic circuits I. Ba logic, principles, C Logic circuits II. L technology. Logic circuits III. I evaluation of differ Semiconductor me Microprocessors I. Series arithmetic ci properties.	nductor m es, interrup reuits, fundion diagran tial circuit tial circuit tal blocks: ers I. al blocks: ers II. esis of seq ronous sec sic princip MOS tech ogic circuit BiCMOS c rent logic o mories. Cl Carry-loo ircuits: ado	MOS). P eemories, ot. damental ms. Asym ts: flip-fle registers registers quential c quential c ples (logi inology. 1 it general circuits, E circuits a lassificati k ahead a ders and	Topics Topics Concepts I concepts I concepts	able logic de es, addressin, s and propert and synchro JK, D, G-D, JK, D, G-D, -based coun -based coun -based coun -bit parity cl s, inverter). I IOS gates, pro families. Bip -bits. General plogies, pro select adder rs. Arithmeti	evice g. M ties. onou and ters, and ters, ters, ed o neck MO ass t olar con	es. A Micro Stat us of T ty T ty , asy , asy on ne cer, 2 S cin trans c and mpar ties a arall ogic 1	Arithm oproce te tran perati- ype fli ype fli ynchro ext sta 4-bit (rcuits, sistor I TTL ison a and ap lel mu unit: s	netic essor insition on. ip-flc ip-flc onous onous ate tal Gray . CM logic . Sch and opplica	n pps I. pps I. and and bles. code OS ottky utions. ers. ure and	s, com	binationa metic log	l and ic units, 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2

Classroom practice subjects	
Synthesis of combinational circuits: design examples and case studies.	2
Analysis and synthesis of synchronous sequential circuits: examples. Case studies: 4-bit parity indicator, Gray-code counter	2
Applications examples of synchronous sequential circuits and counters.	2
Analysis of operation of and applications of TTL and CMOS basic gates and functional elements I.	2
Analysis of operation of and applications of TTL and CMOS basic gates and functional elements II.	2
Analysis and applications of semiconductor memories.	2

Assessment and evaluation

Requirements of the signature:

The attendance of the lectures and classroom practices is compulsory. Students whose absence from lectures or classroom practices exceeds the limits stipulated in the Rules and Regulations of the University cannot be admitted to examination.

The coursework comprises several home assignments and a written mid-term test. The home assignments should be submitted in a form of technical report (hard copy on A4 sheets or electronic file) on the deadlines set. The condition for admission to examination, besides the above rules concerning lecture attendance, is the submission of all home assignments and at least a *pass* mark (2) in the mid-term test.

Type of exam:

Written and supplementary oral examination at the end of the semester.

The threshold for pass mark (including the results of home assignments and mid-semester test) is 55 %. Evaluation of the exam:

The results of home assignments and of the test will be appropriately incorporated in the final grade. Weighing (app.): home assignments results 30 %, mid-term test result 20%, and exam paper 50 %.

Suggested material

Any good recent English language textbook.

Bálint Pődör: *Digital technics II* lecture files (updated), University E-learning (Moodle) system, earlier version available also from the homepage of the Microelectronics and Technology Institute, *mti.kvk.uni-obuda.hu* Bálint Pődör: *Digital technics* (course materials for final year elective English language course), available from the homepage of the Microelectronics and Technology Institute, *mti.kvk.uni-obuda.hu*

Comment: